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ABSTRACT 
In this thesis, novel analog-to-digital and digital-to-analog generalized time-interleaved 
variable bandpass sigma-delta modulators are designed, analysed, evaluated and implemented 
that are suitable for high performance data conversion for a broad-spectrum of applications. 
These generalized time-interleaved variable bandpass sigma-delta modulators can perform 
noise-shaping for any centre frequency from DC to Nyquist. The proposed topologies are 
well-suited for Butterworth, Chebyshev, inverse-Chebyshev and elliptical filters, where 
designers have the flexibility of specifying the centre frequency, bandwidth as well as the 
passband and stopband attenuation parameters. The application of the time-interleaving 
approach, in combination with these bandpass loop-filters, not only overcomes the limitations 
that are associated with conventional and mid-band resonator-based bandpass sigma-delta 
modulators, but also offers an elegant means to increase the conversion bandwidth, thereby 
relaxing the need to use faster or higher-order sigma-delta modulators. 
A step-by-step design technique has been developed for the design of time-interleaved 
variable bandpass sigma-delta modulators. Using this technique, an assortment of lower- and 
higher-order single- and multi-path generalized A/D variable bandpass sigma-delta modulators 
were designed, evaluated and compared in terms of their signal-to-noise ratios, hardware 
complexity, stability, tonality and sensitivity for ideal and non-ideal topologies. Extensive 
behavioural-level simulations verified that one of the proposed topologies not only used fewer 
coefficients but also exhibited greater robustness to non-idealties. 
Furthermore, second-, fourth- and sixth-order single- and multi-path digital variable bandpass 
digital sigma-delta modulators are designed using this technique. The mathematical modelling 
and evaluation of tones caused by the finite wordlengths of these digital multi-path sigma-
delta modulators, when excited by sinusoidal input signals, are also derived from first-
principles and verified using simulation and experimental results. The fourth-order digital 
variable-band sigma-delta modulator topologies are implemented in VHDL and synthesized 
on Xilinx® SpartanTM-3 Development Kit using fixed-point arithmetic. Circuit outputs were 
taken via RS232 connection provided on the FPGA board and evaluated using MATLAB 
routines developed by the author. These routines included the decimation process as well. The 
experiments undertaken by the author further validated the design methodology presented in 
the work. 
In addition, a novel tunable and reconfigurable second-order variable bandpass sigma-delta 
modulator has been designed and evaluated at the behavioural-level. This topology offers a 
flexible set of choices for designers and can operate either in single- or dual-mode enabling 
multi-band implementations on a single digital variable bandpass sigma-delta modulator. 
This work is also supported by a novel user-friendly design and evaluation tool that has been 
developed in MATLAB/Simulink that can speed-up the design, evaluation and comparison of 
analog and digital single-stage and time-interleaved variable bandpass sigma-delta modulators. 
This tool enables the user to specify the conversion type, topology, loop-filter type, path 
number and oversampling ratio. 
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Chapter 1. Introduction 
Pervasive technology emerges in people’s daily life requiring multi-mode multi-channel 
circuitry. Therefore, data converters need to be highly integrated into the overall system due to 
low-power, small-size requirements [1-3]. Moreover, innovative technologies such as Global 
Navigation Satellite System (GNSS), Software Defined Radio (SDR), Global System for 
Mobile Communication (GSM), Digital Enhanced Cordless Telecommunications (DECT) 
require wideband, high-speed data conversion [4-6].  
Sigma-Delta (Σ-∆) modulators offer more benefits compared to Nyquist-rate converters such 
as high-speed data conversion whilst providing decreased hardware. They are able high 
resolution even with a one-bit quantizer, since they employ oversampling and noise-shaping. 
Although using fewer bits in the quantizer inevitably causes higher quantization noise, it also 
removes the Dynamic Element Matching (DEM) circuitry and the noise arising from it [7, 8]. 
The basic idea of Σ-∆ modulation is to shape the quantization noise using a loop-filter such 
that the noise in the band of interest is suppressed, whilst the out-of-band noise is amplified. In 
addition, Σ-∆ modulators utilize high OverSampling Ratios (OSR)s to decrease the overall 
noise from DC to Nyquist [7, 8]. However, these benefits of Σ-∆ modulation have their own 
limitations.  
First of all, the loop-filter may cause instability [9]. The type and order of the loop-filter 
should be chosen carefully after iterative simulations [7]. Secondly, using a high OSR restricts 
the bandwidth of the conversion therefore limiting the Σ-∆ modulators mostly to narrow-band 
applications [10]. In Chapter 2, these problems will be defined and discussed with their 
positive and negative aspects.  
1.1 Integration, Loop-filter and Stability 
As mentioned, a high OSR limits the conversion bandwidth of the Σ-∆ modulators thus there 
has been a great amount of work and analysis on LowPass (LP) Σ-∆ modulators. On the one 
hand, the designed, implemented and mathematically analysed LP Σ-∆ modulators makes it 
easy to build stable, high-resolution LP Σ-∆ modulators. However, the integration of LP Σ-∆ 
modulators with high-frequency technologies requires complex building blocks such as mixers 
   
3 
and passive filters [11-13]. These extra blocks not only make the structure complex and 
increase the overall power dissipation but also introduce extra noise and limit linearity of these 
modulators. 
Herein, BandPass (BP) Σ-∆ modulators that are capable of feedforwarding the signal through 
the data converter are really advantageous as they eliminate the downsampling process [12, 
13].  However, the majority of the published papers on BP Σ-∆ modulators are confined to 
midband (f6 4) [13-15]. In addition, resonator based Σ-∆ modulators result in unequal out-of-
band gain levels of the Noise Transfer Function (NTF) especially for frequencies close to DC 
and Nyquist. Unequal shoulder gains may cause modulator instability and/or ear-detectable 
noise. Moreover, if channel selection is required within the system, tunable centre-frequency 
and/or bandwidth are needed [15]. 
As a result, Variable BandPass (VBP) Σ-∆ modulators are highly suitable candidates to 
employ for high-speed and high frequency data conversion applications. It should be pointed 
out that VBP terminology is used here when referring to the variable centre-frequency and 
variable bandwidth of the Σ-∆ modulator. There are a few published papers on multi-band Σ-∆ 
modulators but they are restricted to other fixed centre-frequencies [16-18]. As a solution, this 
study presents generalized VBP Σ-∆ modulators that can accomplish noise-shaping for any 
centre frequency and bandwidth from DC to Nyquist. Moreover with the help of various filters 
such as Butterworth, Chebyshev, Inverse Chebyshev and Elliptical, designers have the 
flexibility to specify the centre frequency, bandwidth and passband/stopband attenuations. 
With the help of these filters, stable VBP Σ-∆ modulators are designed, evaluated and 
implemented. As compared to LP and midband Σ-∆ modulators, the designed generalized 
VBP Σ-∆ modulators employ more feedback and feedforward coefficients. Furthermore, the 
complexity of these coefficients requires more hardware when implemented in Digital to 
Analog (D/A) converters. However, these VBP Σ-∆ modulators have superior ability to shape 
the quantization noise in the frequency of interest within the desired bandwidth. 
1.2 High OSR, Speed and Bandwidth 
The high sampling frequency places huge pressure on processor speed, thus constraining 
discrete-time Σ-∆ modulators to narrow-band signal applications. In order to overcome the 
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high-speed requirements, researchers have focused on several parallel structures such as 
frequency-band-decomposition, cascaded Hadamard, and Time-Interleaving (TI) based Σ-∆ 
modulator topologies [19]. The TI approach employs P mutually cross-coupled Σ-∆ 
modulators, each operating at a sampling frequency 𝑓8 , which results in an equivalent 
sampling rate of P𝑓8 . Moreover, this approach offers an elegant means to increase the 
conversion bandwidth circumventing the need to use faster or higher-order Σ-∆ modulators 
[20]. Using the TI technique requires increased hardware and design complexity, but provides 
a powerful means to increase the conversion band. In this study, the TI method is utilized and 
applied to the designed Single Path (SP) VBP Σ-∆ modulators. The designed TI VBP Σ-∆ 
modulators will be discussed in Chapter 3 and Chapter 4. 
To sum up, generalized VBP Σ-∆ modulators are designed and evaluated in this study to 
provide flexibility. By providing flexibility, these generalized VBP Σ-∆ modulators eliminate 
the mixer and passive filtering blocks of conventional receivers. Hence they overcome the 
integration requirements of data converters within the high frequency and high-speed 
technology as will be explained in Chapter 3. Moreover, these generalized VBP Σ-∆ 
modulator topologies help to determine those frequencies that are capable of obtaining high 
SNRs and/or less hardware and/or less tonality. The stability and performance of these VBP Σ-
∆ modulators are enhanced with the help of different filters; Butterworth, Chebyshev, Inverse 
Chebyshev and Elliptical filters. However, these generalized VBP Σ-∆ modulators still suffer 
from relatively narrow bandwidths as a result of the high OSRs. Therefore, the TI 
methodology is applied to the designed VBP Σ-∆ modulators. Whilst applying the TI 
technique, the positive and negative attributes of these resulting multi-path Σ-∆ modulators 
will be investigated and presented. 
1.3 Outline 
In Chapter 2, the basics of data conversion are explained. The commonly used blocks are 
explained and their mathematical models are provided. Thereafter, the theory of Σ-∆ 
modulators as well as their characteristics are presented. Hence the motivations for the design 
of TI VBP Σ-∆ modulators are explained. Finally the contributions and novelties of the thesis 
are listed. 
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In Chapter 3, a step-by-step design technique is developed for TI VBP Σ-∆ modulators. This 
technique is an extension of the node-equation method that is also explained in Chapter 3.  
A generalized NTF that can perform Butterworth, Chebyshev, Inverse-Chebyshev and 
Elliptical filters, is chosen to build generalized Analog-to-Digital (A/D) VBP Σ-∆ modulators. 
Two discrete loop-filters of 2nd-, 4th-, 6th- and 8th-orders are designed by mapping the given 
generalized NTF. Thereafter the developed design technique is applied to these SP VBP Σ-∆ 
modulators in order to construct their 2-path and 4-path counterparts. The resulting topologies 
are analysed and compared in terms of their coefficients, Signal-to-Noise Ratio (SNR), 
Dynamic Range (DR) and immunity to non-idealities.  
In Chapter 4, D/A TI VBP Σ-∆ modulators are designed using the design technique in Chapter 
3. The Error Feedback (EF) and the Output Feedback (OF) topologies are built employing the 
same loop-filter of 2nd-, 4th- and 6th-orders. Once again, the EF and OF topologies are analysed 
and compared in terms of their coefficients, SNRs, DRs and immunity to non-idealities. 
Thereafter, they are implemented in VHDL and synthesized on the Xilinx® SpartanTM-3 
Development Kit. These circuits not only validate the developed design technique but also 
ensure the accuracy of the simulation routines built spesifically for these modulators. 
In Chapter 5, the developed Graphical User Interface (GUI) is presented. This GUI wraps up 
all the designed A/D and D/A simulink models and Matlab routines in a single environement. 
It enables the user to plot the output response or the SNR response of any chosen conversion 
type, topology, order and path number with the desired NTF provided in Chapter 3. 
In Chapter 6, the concluding remarks of the overall thesis are reviewed. The recommendations 
for future work are also discussed. 
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Chapter 2. Data Converters 
Analog circuitry unavoidably suffers from non-ideality issues such as manufacturer errors, 
thermal noise and component mismatches [21]. Apart from a few non-idealities such as clock 
jittering, finite wordlength and propagation delays, circuit performance is more settled in the 
digital world. As long as the values of 1s and 0s do not change their states, the non-idealities 
in the digital world do not affect the overall circuit performance. Moreover, data storage in the 
digital domain is much more effective and easy. Thus, data conversion plays a vital role in a 
wide range of implementations from biomedical devices to communication technologies, as 
the real world is completely analog. 
Data conversion is a dual-way street: A/D and D/A. In Figure 1, the data conversion block 
diagram is given. As seen, an analog signal is filtered, sampled and then converted to a digital 
word stream. After the processing of the digital signal, a D/A conversion block and an analog 
filter reconstruct the processed signal.  
 
Figure 1: Data Conversion Block Diagram 
This section firstly investigates the sampling and the quantization, as these are the vital blocks 
of data conversion in which the fundamental amount of noise is added to the signal. By simply 
utilizing these two blocks, one can build a conventional Pulse Code Modulation (PCM) data 
converter. It is important to go through the basics of PCM to have a better understanding of Σ-
∆ modulation and how it achieves higher resolution in combination with simpler hardware. 
Thereafter the principles of Σ-∆ modulation are explained. The limitations of its ability to 
fulfil the emerging technologies’ requirements are identified and addressed. A comprehensive 
literature survey is also carried out to identify the state-of-the-art and any areas that are worthy 
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of further investigation in the field of Σ-∆ modulation. As a solution, the Time-Interleaving 
method and VBP Σ-∆ modulators are presented. Finally, performance parameters are defined 
in order to compare and evaluate the resolution of the designed Σ-∆ modulator topologies. 
2.1 Sampling and Pre-Filtering 
Sampling is the conversion of a continuous time analog signal 𝑥 𝑡 , into a discrete time analog 
signal 𝑥 𝑛 . The sampling frequency 𝑓8 should be at least twice the signal bandwidth to meet 
the Nyquist criteria [22]. This is due to the fact that sampling results in signal images at the 
frequencies 𝑘𝑓8  as given in (1), where T6  is the sampling interval. These images are also 
depicted in Figure 2 where 𝑓> is the signal band.  𝑋8@AB 𝑓 = CDE 𝑋 𝑓 − 𝑘𝑓8GHIJG       (1) 
 
Figure 2: Sampled Signal Spectrum 
However, in real life, signals are not band-limited and may have high frequency tones, which 
will result in aliasing after sampling. Therefore, pre-filtering is always required before the 
sampling process to ensure a band-limited signal. The pre-filter is called the Anti-Aliasing 
Filter (AAF). As seen in Figure 3, the higher the 𝑓8 is chosen, the more relaxed an AAF is 
needed. Moreover, a high sampling frequency will result in higher resolution both for the A/D 
and D/A converters.  
A
         fB          f
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Figure 3: AAF and Aliasing 
2.2 Quantization 
The second step of signal processing is the A/D conversion in which sampled and band-
limited data is converted to digital data. The conventional Analog to Digital Converter (ADC) 
can be constructed by using a quantizer after the sampling block as seen in Figure 4. Since the 
quantizer itself maps the sampled data to a digital quantization level, the output is purely 
digital. However, this ADC scheme, in other words PCM technique, demands multi-bit 
quantizers to achieve high resolution. Thereby it increases the overall hardware complexity 
[23]. 
 
Figure 4: PCM A/D Converter 
At this point it is rational to roughly inspect the quantization before getting into the Σ-∆ 
modulation technique. Hence the A/D and D/A conversion blocks are investigated in detail in 
Chapter 3 and Chapter 4. 
Quantization is the process where discrete amplitude data are converted into a digital data 
stream. The basic concept is illustrated in Figure 5. Note that uniform sampling is employed 
within this study where the quantization steps, “∆L”s, are taken to be equal. 
A
         fB          f
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Figure 5: Quantization of a Sampled Analog Signal 
The sampled input data 𝑥 𝑛  is rolled over to the nearest quantization level resulting in a 
discrete time and discrete amplitude data stream. This rolling process inevitably causes an 
error at the output, known as the quantization noise. 
As depicted in Figure 5, quantization is a highly non-linear operation which is mathematically 
hard to model. The commonest approximation to define its behaviour is the Additive White 
Gaussian Noise (AWGN) approach. As seen in Figure 6, the AWGN equates the output of a 
quantizer, 𝑦 𝑛 , to the sum of the input signal, 𝑥 𝑛 , and the quantization noise, 𝑒 𝑛 . 
Moreover, the probability density function of the quantization noise, 𝑃O 𝑒 , is assumed to have 
a uniform distribution between  ±	∆Q 2 as illustrated in Figure 7. 
 
Figure 6: AWGN Block Diagram 
  
Figure 7: White Quantization Noise 
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In (2), the power of the white quantization noise is calculated where 𝜎O is the quantization 
noise and ∆L is the quantization step. Assuming an N-bit quantizer with a maximum output 
level of	𝑉, the quantization step can be calculated as 2𝑉 2T . So (2) is recalculated in (3) 
resulting in the SNR formula given in (4) where 𝜎8U is the input signal power. Note that for 
every N increment there is a corresponding 6 dB SNR increment. Equation (4) clearly depicts 
this for high resolution where a higher number of bits in the quantizer is required.  
𝜎OU = CVWVW UJVW U 𝑒U𝑑𝑒 = VWYCU     (2) 𝜎OU = YZY[ YCU
      
(3)  
 𝑆𝑁𝑅 = 10	𝑙𝑜𝑔 `EY`aY = 10	𝑙𝑜𝑔 `EYbY + 4.77 + 6.02𝑁	𝑑𝐵
   
(4) 
  
The SNR calculation in (4) is for an ideal PCM ADC. In real-life implementations, there 
occurs input referred noise such as thermal noise and flicker noise. Hence the obtained SNR is 
lower than the calculated SNR. Therefore, designers generally calculate the Effective Number 
Of Bits (ENOB) as a performance metric. The ENOB measures the actual resolution in bits of 
an operating ADC. The IEEE standard 1241-2000 defines the ENOB as a measure of the 
signal-to-noise and distortion ratio (SINAD) used to compare actual ADC performance to an 
ideal ADC [24]. The ENOB formula is given by the equation in (5) and the equivalent 
equation to calculate SINAD is given in     (6). Note that the 
IEEE standard 1241-2000 calculates the ENOB assuming a sine wave input to the ADC. 
Therefore, 𝐴 refers to the amplitude of the sine wave and 𝑉 represents the full-scale range of 
the ADC/DAC under test.  𝐸𝑁𝑂𝐵 = 𝑙𝑜𝑔U 𝑆𝐼𝑁𝐴𝐷 − CU 𝑙𝑜𝑔U 1.5 − 𝑙𝑜𝑔U jb/U     (5) 
𝑆𝐼𝑁𝐴𝐷 = 1.5	 jb/U 2lTm>      (6) 
On the other hand, (4) assumes that the entire band from DC to the sampling frequency is 
required for the conversion. However, the conversion band is generally limited to the input 
signal band. If the in-band quantization noise is reduced, the SNR will increase. A common 
   
11 
way to decrease the in-band noise is to use oversampling. The idea of oversampling is that the 
uncorrelated quantization noise is averaged by a higher number of samples. As a result, the 
Power Spectral Density (PSD) of the quantization noise is distributed over a larger frequency 
band decreasing the in-band quantization noise as seen in Figure 8. Assuming a baseband 
signal, the reduced quantization noise by the use of oversampling can be further decreased 
with the help of a Low Pass Filter (LPF). 
 
Figure 8: Oversampling and Quantization Noise 
Consequently, oversampled converters can achieve the desired SNR with a fewer number of 
quantization bits. The attractiveness of fewer quantization bits is the drastically reduced 
Digital to Analog Converter (DAC) circuitry utilized in the feedback loop of the A/D 
converters [25]. Specifically, if a one-bit quantizer is employed, the resulting DAC circuitry is 
just a comparator. A one-bit quantizer not only reduces the DAC circuitry but also eliminates 
the DEM circuitry that is required to cancel the non-ideal behaviour of the DAC.  
By the same token, D/A converters suffer from the problem of having a multi-bit input. As the 
digital data coming through the DAC is multi-bit, the resulting circuitry is complex [25]. 
Hence, modulation is required before the D/A conversion in which the multi-bit input data is 
converted to a coarse, lower-bit data in order to reduce the DAC circuitry and mitigate its non-
ideal behaviour.  
2.3 Σ-∆ Modulation 
Σ-∆ modulators offer high resolution and relatively simpler hardware therefore they are widely 
chosen in many applications for data conversion. When they were first introduced in the 
market in the 1960s, they were mostly used for audio implementations due to their high OSR 
requirements [7], [8], [26]. However, as technologies developed and processors achieved 
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higher speeds, Intermediate Frequency (IF) applications, such as in frequency synthesizers 
[27], switched-mode power supplies [28] and software defined radios [29]; also used the Σ-∆ 
modulation technique. The fundamental concept underpinning Σ-∆ modulation is to combine 
noise-shaping and oversampling to achieve high resolution therefore decreasing the number of 
bits in the quantizer. This in return significantly reduces the hardware required for the DAC 
and relaxes the steepness of the AAF behaviour. 
Σ-∆ modulators utilize a feedback loop and a loop-filter to shape the quantization noise arising 
from the quantizer itself. The basic structure of a Σ-∆ modulator for an A/D conversion is seen 
in Figure 9. A decimator is placed after the Σ-∆ modulator to filter the output data and down-
convert it to the Nyquist rate. Note that for the D/A modulator the DAC in the feedback loop 
is removed, instead a DAC is placed after the decimator as seen in Figure 10.  
To differentiate between A/D and D/A Σ-∆ modulation, N-bit and M-bit quantizers are put 
within the block diagrams respectively. Once again, an A/D Σ-∆ modulator converts a sampled 
input data to an N-bit digital data stream whilst a D/A Σ-∆ modulator converts an N-bit digital 
data to a coarse M-bit digital data where M<N. The D/A conversion is performed by the M-bit 
DAC placed after the decimator therefore saving both hardware and power consumption. This 
study utilizes 1-bit quantizers for both topologies resulting in a comparator for the DAC 
topology and eliminating the DEM circuitry required to amend the non-ideal behaviour of the 
DAC. 
 
Figure 9: A/D Σ-∆ Modulator 
 
Figure 10: D/A Σ-∆ Modulator 
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2.3.1 Noise-Shaping 
Noise-shaping is the term used for quantization noise filtering. This is where the in-band noise 
is reduced using a suitable NTF and the suppressed quantization noise is pushed to the out-of-
band region as shown in Figure 11.  
 
Figure 11: Noise Shaping and Oversampling 
If the AWGN is utilized to mathematically model the quantizer behaviour as seen in Figure 
12, the resulting equation is obtained in (7). 	𝑋 𝑧  is the input to the Σ-∆ modulator whilst 𝐸 𝑧  represents the quantization noise. The Signal Transfer Function (STF) shapes the input 
signal, whereas the NTF shapes the quantization noise. The NTF is the most important part of 
the design process, as it has to ensure Σ-∆ modulator stability, minimise tonality and at the 
same time deliver the required SNR and DR. 
 
Figure 12: AWGN Model in Σ-∆ Modulator 
  𝑌 𝑧 = 𝑋 𝑧 p qCrp q + 𝐸 𝑧 CCrp q    (7) 𝑆𝑇𝐹 𝑧 = p qCrp q
     
(8)
 
     
𝑁𝑇𝐹 𝑧 = CCrp q
     
(9)
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2.3.2 Oversampling 
In addition to the noise-shaping, Σ-∆ modulators employ high OSR to spread the quantization 
noise over a wider frequency band as well as moving the sampling images further apart, 
thereby relaxing the AAF [30-32]. This was shown in Figure 3. As known from filter theory, a 
relaxed AAF can be implemented using simpler hardware. So, higher OSRs not only result in 
higher SNRs but also reduce the overall hardware. The OSR is defined in (10) where 𝑓8 is the 
sampling frequency and 𝑓> is the bandwidth of the signal. After all, a high OSR is a trade-off 
between bandwidth and processor speed. 
      
(10)
 
Consequently, with the help of noise-shaping and oversampling, Σ-∆ modulators achieve high 
resolution in conjunction with a reduced number of quantizer bits. The reduction in the 
quantizer bits and the relaxed AAF topology simplify the overall hardware providing lower 
power consumption. By using a single-bit quantizer, a Σ-∆ modulator can accomplish 
resolution as high as the equivalence of 20-bits as reported in [33], [34]. 
2.4 BP Σ-∆ Modulation 
The majority of published work presents the Low-Pass (LP) Σ-∆ modulators. Obviously this is 
due to the baseband applications that extensively use the Σ-∆ modulation technique. These 
baseband applications, such as in audio implementations, do not suffer from the high-speed 
requirements of the Σ-∆ modulators [35], [36]. As a result, there is already a huge amount of 
know-how for the LP Σ-∆ modulators in terms of design, system-level modelling, simulations 
and implementation. 
Therefore, the basic design method of a bandpass Σ-∆ modulator is to convert a LP Σ-∆ 
modulator prototype to its bandpass counterpart. A basic BP Σ-∆ modulator can be built by 
replacing the integrator blocks of the already designed LP Σ-∆ modulator with resonator 
blocks. This assumes a delay-based integrator whose transfer function is given in (11). 
Basically by transforming the 𝑧JC to −𝑧JU, one can obtain a mid-band resonator as shown in 
(12). 
 
OSR = fs2 fB
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HID z( ) =
z−1
1− z−1      
(11)
 
HRMid z( ) =
−z−2
1+ z−2      
(12) 
This easy conversion results in mid-band Σ-∆ modulators offering noise-shaping at the 
normalized frequency of 𝜈 = 0.25. There are two main benefits of this conventional design 
method; firstly, the new BP Σ-∆ modulator preserves the performance metrics of the formerly 
designed LP Σ-∆ modulator that is the SNR, DR and the stability. Secondly, the mid-band 
resonator blocks are easy to implement both for Switched Capacitor (SC) circuits and digital 
circuits [7, 8]. However, these mid-band Σ-∆ modulators limit the flexibility of the overall 
system due to the fixed centre-frequency and bandwidth. Although the centre-frequency can 
be changed by appropriate feedback coefficients as shown in Figure 13 and calculated in (13), 
the bandwidth limitation still exists. More importantly, centre-frequencies close to DC or 
Nyquist result in unequal out-of-band gain levels of the NTF as depicted in Figure 14 and may 
result in instability especially for Σ-∆ modulators above second-order. It is worth pointing that 
0 dB corresponds to an amplitude value of 1 for all the output frequency response plots in this 
thesis.  
 
Figure 13: Delayed Resonator Block 
 
HR z( ) =
z−1
1+ 2−β( ) z−1 + z−2     
(13) 
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Figure 14: Resonator-Based Second Order (Effective First Order) Σ-∆ modulator’s Output Plots for 
Different Centre Frequencies 
2.5 Motivations for the TI VBP Σ-∆ Modulators 
The traditional flash ADCs that directly convert the incoming signal through the comparators 
offer the fastest conversion technique. State-of-the-art flash ADCs are capable of operating up 
to 24 GHz of sampling frequency for 4-6 bits of resolution making them appropriate for high-
speed and low-resolution technologies such as radar detection [37-42]. Other ADCs such as 
pipeline [43], [44] or successive approximation [45], [46] can provide higher resolution 
between 8-16 bits. Their conversion band, however, is limited to a few hundreds of MHz 
making them unsuitable for Radio Frequency (RF) signal conversion. But these converters are 
viable in moderate speed applications such as ultrasonic medical imaging, industrial controls 
and Charged Coupled Device (CCD) imaging. Subsampling may be introduced to such 
systems in order to overcome the speed limitation at the expense of performance degradation 
caused by the noise aliasing and the required high-quality BP AAFs [47].  
The conventional LP Σ-∆ modulators are mostly employed by audio implementations where 
the bandwidth is around 20-30 kHz [48-50]. Thus high SNRs can be obtained without 
sacrificing much effort. On the other hand, there are reported implementations of up to 20 
GHz of sampling frequency with a 1 GHz bandwidth range, where Continuous-Time (CT) Σ-∆ 
modulators are implemented by SiGe BiCMOS technology [51]. SiGe BiCMOS technology 
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might be promising for the future but at the moment SiGe wafers are extremely expensive to 
use in mass-production. In [52], a CT BP Σ-∆ modulator is built operating at 3.2 GHz of 
sampling frequency with a 1 GHz of bandwidth and it is implemented in CMOS technology. It 
should be noted that CT Σ-∆ modulators have the superior performance to operate at higher 
frequency but they are limited to a set of sampling frequencies [8]. Besides all the 
aforementioned conversion methods including the LP and mid-band Σ-∆ modulators, 
configurable bandwidth and centre-frequency BP Σ-∆ modulators are the best candidates to 
deploy in digitally intensive RF architectures for the emerging sub-micron technologies. These 
modulators provide high-speed and high-resolution conversion whilst maintaining the 
advantages of lower hardware complexity and cost. 
In Figure 15, the aforementioned ADCs are compared in a single diagram in terms of their 
resolution and conversion bandwidth. Apparently, Σ-∆ modulators are attractive due to their 
high-resolution. However, the conversion bandwidth of these modulators limits their use to the 
narrow-band applications. 
 
Figure 15: Comparison of ADCs 
To clarify the motivation of this study, generalized VBP Σ-∆ modulators are designed to 
evaluate the entire frequency-band from DC to Nyquist with an adjustable bandwidth therefore 
offering greater flexibility for the design of BP Σ-∆ modulators. By supporting flexible 
topologies for the signal conditioning and the channelization, these generalized VBP Σ-∆ 
modulators make it possible to implement reconfigurable, multi-standard signal conversion. In 
addition, to achieve better resolution and/or to improve the integration of the system, the 
designer may fix these specifications to the desired values. For instance; in [53] a GSM 
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receiver Integrated Circuit (IC) is designed. However, to allow use of the IC in a broad range 
of narrow-band applications, including analog-FM, GSM/EDGE, the centre-frequency of the 
Σ-∆ modulator is fixed to 𝑓uvH 8. Therefore, the overall system’s universal clocks can be 
switched to choose the desired conversion frequency. 
Despite the flexibility and integration properties, designing a VBP Σ-∆ modulator has its own 
challenges. Primarily, bandwidth restriction is still an issue. High OSR requirements still 
apply limiting the modulator to narrowband applications. The proposed technique to 
ameliorate this situation is to utilize parallel Σ-∆ modulators to offer higher speed operation or 
increased conversion band. Specifically the chosen parallel structure is called the Time-
Interleaved (TI) topology and is discussed in Section 3.3.2 
Table 1 presents a list of Σ-∆ modulators, which compares their implementation performance 
in order to have a better understanding of the limitations of Σ-∆ modulation. Note that the the 
reference numbers in Table 1 are listed as presented in the References’s chapter on page 192. 
As listed, with the help of the TI technique, designers managed to increase the overall 
sampling frequency therefore the required SNR values can be obtained by using lower-order 
Σ-∆ modulators. When [54-56] and [59] are compared, [59] increases the signal bandwidth 
with a lower sampling frequency by using an 8-path TI Σ-∆ modulator topology. On the other 
hand, although the orders of the Σ-∆ modulators in [55], [57] and [58] are the same, it is 
shown that the Σ-∆ modulator in [58] produces much higher SNR (i.e. 33 dBs and 36 dBs 
respectively) using lower sampling frequency. This superior SNR performance is attributed to 
its 2-path TI structure. 
An extensive literature survey has revealed that all reported publications on TI topologies have 
been confined to LP and midband resonator-based Σ-∆ modulators as the recursive operation 
of Σ-∆ modulators complicate the TI conversion [60], [61]. Moreover, a great number of the 
architectures in the literature propose 2-path and low-order TI structures derived using the 
polyphase decomposition method [62-64]. This is due to the fact that polyphase 
decomposition of high order NTFs particularly for a higher number of interleaving paths is 
quite cumbersome to calculate [65]. Thereby the first aim of this study is to further develop 
the method proposed in [20] to enable the design of multi-path VBP Σ-∆ modulators. The 
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utilized and developed method is referred to as the Node Equation technique and is examined 
in Section 3.3.5. 




OSR Modulator Structure SNR Reference 
10 MHz 480 MHz 24 CT 3rd-order A/D  70 dB [54] 
100 MHz 1 GHz 5 CT 2nd-order A/D 43 dB [55] 
500 kHz 500 MHz 500 DT 1st-order A/D 60 dB [56] 
10 MHz 50 MHz 2.5 DT 2nd-order A/D 46 dB [57] 
1.25 MHz 50 MHz 50 DT 2-path 2nd-order TI D/A 86 dB [58] 
15.625 MHz 250 MHz 64  CT 8-path 1st-order TI A/D 45 dB [59] 
1.25 MHz 30 MHz 50 DT 5-path 2nd-order TI A/D 48 dB [60] 
80 MHz 2.2 GHz 27.5 CT 2-path 1st-order TI A/D 50 dB [61] 
This thesis presents novel generalized TI VBP Σ-∆ modulators where designers are able to 
specify the centre-frequency, bandwidth, pass-band and stop-band attenuations. The flexibility 
of these modulators enables designers to integrate them with the overall system whilst 
providing larger bandwidth.  
A step-by-step design technique is provided and performed for various A/D and D/A TI VBP-
based Σ-∆ modulator topologies. This technique initially starts with developing SP VBP Σ-∆ 
modulator topologies and verifying their stability, tonality, SNRs and DRs by extensive 
behavioural-level simulations. The process commences with the design of the NTF, which is 
then mapped to an appropriate topology. Before selecting a suitable topology, the NTF 
specifications should be determined to ensure stability, adequate SNR and DR. In this sense, 
employing different filtering types where the designer has the control over the centre-
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frequency and the bandwidth is indispensible. The NTF design in this study circumvents the 
imbalance in the shoulder gain levels by making use of Butterworth, Chebyshev, Inverse-
Chebyshev and Elliptical narrow-band filters, thus delivering more stable Σ-∆ modulators. The 
second step is to convert these SP VBP Σ-∆ modulators to their P-path TI counterparts. 
Thereafter, all the designed topologies are investigated including their performance and 
immunity to non-idealities. The node-equation technique presented for LP Σ-∆ modulators in 
[20] and further developed for VBP Σ-∆ modulators is detailed in Section 3.2. Finally, Matlab 
routines in conjunction with SIMULINK models were wrapped in a GUI environment to 
automate and speed-up the calculations. 
Contributions and Novelties 
The developed and novel contributions of this PhD study are listed in bullet points. The 
developed contributions’ bullet points start with a ‘D’ whereas the novel contributions’ bullet 
points start with an ‘N’. 
• D: A step-by-step design technique for generalized TI VBP Σ-∆ modulators is 
developed. This technique is an extension of the node-equation method. The node 
equation method is applied to a generalized NTF, and resulting generalized SP 
topologies are converted to their TI counterparts by using the node-equation technique. 
• N: Using the developed design method, over 36 SP and multi-path Σ-∆ modulators are 
designed, analysed and evaluated. These generalized VBP Σ-∆ modulators are capable 
to perform noise-shaping at a desired centre frequency with the chosen bandwidth, 
passband and stopband attenuations. 
• D: Simulation routines calculating the filter coefficients and overall performance of TI 
VBP Σ-∆ modulators are developed in MATLAB and evaluated with SIMULINK 
models. 
• D: The proposed VBP Σ-∆ modulators are evaluated for many different centre 
frequencies and bandwidths. 
• D: 6th- and higher-order CI-FBFF Σ-∆ modulator topologies whose normalised centre-
frequencies lie within [0.25 0.5] are shown to be unsuitable for implementation. This is 
attributed to their large feedback and feedforward coefficients. 
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• D: A/D TI VBP Σ-∆ modulators’ non-idealities are extensively evaluated at the 
behavioural level. 
• D: A/D and D/A VBP Σ-∆ modulators that use Butterworth, Chebyshev, Inverse-
Chebyshev and Elliptical filters are compared and evaluated in terms of SNRs, DRs, 
tonality and hardware complexity. 
• N: Significant reductions to the number of coefficients and internal connections are 
made for the OF D/A TI VBP Σ-∆ modulators. 
• N: The tonal behaviour of quantizers when excited by single sinusoidal signal is 
mathematically modelled and verified both for A/D and D/A VBP Σ-∆ modulators. 
The model is called the sawthooth quantization noise model. 
• N: The sawtooth quantization noise model is extended for the TI topologies and 
verified both for TI A/D and D/A VBP Σ-∆ modulators. 
• N: 4th-order, SP, 2-path and 4-path D/A VBP Σ-∆ modulators are implemented in 
VHDL and synthesized on the Xilinx® SpartanTM-3 Development Kit. 
• N: To further enhance the flexibility of the TI VBP Σ-∆ modulators, a 2nd-order 
reconfigurable and tunable D/A TI VBP Σ-∆ modulator topology is built and 
implemented. 
• N: The SIMULINK models and MATLAB codes are combined in a GUI. 
2.6 Performance Parameters 
The main performance parameters that define a Σ-∆ modulator’s overall behaviour are the 
SNR, DR, stability and tonality. 
2.6.1 Signal to Noise Ratio 
The Signal-to-Noise Ratio (SNR) of a Σ-∆ modulator is the ratio of the signal power to the in-
band noise power. On page 10, the SNR is defined and calculated in (4) for a PCM converter. 
The SNR of a Σ-∆ modulator differs from the SNR of a PCM converter in two aspects. Firstly, 
the in-band noise that is shaped by the NTF should be taken into account for the SNR 
calculations. Secondly, the noise at the output of the modulator is not only composed of the 
quantization noise. There are some other noise sources in real life such as thermal noise and 
flicker noise that need to be considered. However, it is hard to approximate these noise 
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sources before designing the circuitry. Therefore in (16), equation (14) is recalled where the 
noise-shaping and bandwidth are taken into the equation in order to have a projection of the 
expected SNR. 𝜎wU is used to define the shaped noise power whereas the quantization noise 
power is defined by σyU. 𝑆z f  is the PSD of the non-shaped quantization noise and is equal to 𝑆z 𝑓 = 	𝜎OU 𝑓8. 𝑓uC and 𝑓uU are the cut-off frequencies of the designed band-pass filter. Note 
that for a lowpass Σ-∆ modulator 𝑓uC equals to −𝑓uU. By making proper alterations in (15), 
(22) is calculated.  
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Every doubling in the OSR is supposed to increase the SNR by 3 dBs. In [7] the NTF 
integration is calculated for LP, integrator-based NTFs. The resulting SNR estimation is that; 
for every doubling of OSR an SNR increment of (6L+3) dB is expected, where L is the order 
of the modulator. In Section 3.6 the obtained SNRs are discussed, where it is shown that the 
(6L+3) dB increment cannot be obtained for the VBP Σ-∆ modulators when the OSR is 
doubled. 
In this study, the SNR is directly calculated from the actual Σ-∆ modulator output using 
Matlab routines to obtain a more accurate value. This is due to the fact that the quantization 
operation is highly non-linear and an assumption is used to model its behaviour. This causes 
deviations in the noise-shaping. Furthermore, limit cycle tones, quantization tones and 
dithering noise are also added to the output that cannot be estimated by (16). 
2.6.2 Dynamic Range 
The Dynamic Range (DR) of a Σ-∆ modulator is defined as the ratio between the maximum 
and the minimum detectable signal amplitude values. The maximum detectable signal highly 
depends on the quantizer overload level, which drives the Σ-∆ modulator into unstable mode. 
The minimum detectable signal level depends on the noise-floor and is generally determined 
by the dither. 
2.6.3 Stability 
The stability of a Σ-∆ modulator is affected by many parameters. There is no precise 
mathematical model presented to-date that determines the stability of a Σ-∆ modulator. This in 
return, requires researchers to perform numerous iterative simulations in order to acquire an 
NTF that suitably meets the required design specifications.  
A Σ-∆ modulator is said to be unstable if the output produces alternating long strings of 1s and 
0s as is the case with low frequency oscillations. Another aspect of an unstable modulator is 
that the modulator exhibits quite large or unbounded states. In other words, the input 
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amplitude to the quantizer accumulates and results in extremely low gains for the quantizer. 
Consequently, the Σ-∆ modulator fails to perform noise-shaping. Both definitions are valid 
and need to be inspected. 
In [66], the stability of a Σ-∆ modulator was shown to correlate with the NTF out-of-band gain 
where a rule of thumb was developed based on detailed simulations. Lee’s stability criterion is 
widely used and is given by:  𝑁𝑇𝐹(𝑧) < 2     (23) 
In [67], the power of the NTF, rather than the gain is inspected. The resulting rule of thumb is 
called the power gain rule. According to [67], the total power of the normalized NTF needs to 
be less than 3 for the modulator to be stable. However, these rules are not sufficient to 
determine the stability of a Σ-∆ modulator. Because [66] is based on the simulation result of a 
fourth-order LP Σ-∆ modulator and in [67] the white noise assumption is used. 
In the linear model, a more deterministic approach is provided. The idea is to model the 
quantizer as a variable gain block and a binary quantizer as seen in Figure 16. Thus the 
correlation of the input signal, modulator states and the modulator output are ensured. The 
resulting equations are calculated in (24) and (25) with the help of the linear quantizer noise 
model. 
 
Figure 16: Linear Stability Model 𝑆𝑇𝐹(𝑧, 𝑘) = 	 Hp qCrHp q      (24) 
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To investigate for the stability of the Σ-∆ modulator the root locus is plotted. If for all values 
of k the poles of the NTF remain within the unit-circle, the modulator is said to be stable. 
Otherwise the input-signal statistics are needed to determine the stability boundaries of the Σ-
∆ modulator.  It should be noted that the root locus method is applied to the designed TI VBP 
Σ-∆ modulators to ensure their stability. 
In [9], the modulator is split into two linear subsystems for the signal and for the noise as seen 
in Figure 17. The idea of this method is to correlate the PSD of the subsystems‘ quantizer 
outputs using describing functions. However, for higher-order modulators, solving these 
nonlinear equations is cumbersome and can be done using numerical methods.  
 
Figure 17: Split Quantizer 
2.6.4 Tonality 
Σ-∆ modulators may suffer from unwanted tones that will cause instability and/or ear 
detectable periodicities. Once again the non-linear nature of quantization interferes with the 
calculation of these tones, making it very hard to predict the frequencies and the amplitude of 
these tones.  
Σ-∆ modulators act like Finite State Machines (FSMs) producing a set of states within certain 
periods. If the output state varies with a period of 𝑇~, it is highly possible to observe tones at 𝑓8 𝑇~. These tones are known as limit cycle oscillation tones and are mostly seen in non-linear 
systems. However the presence and the amplitude of these limit cycle oscillation tones also 
depend on the input amplitude, input frequency, quantization step and modulator order [67].  
Idle channel tones describe an alternative type of tonality. They are generally observed at 
distinct frequencies superimposed on a noise background as depicted in Figure 18. A very 
common assumption about idle channel tones is that they are aliased high frequency 
harmonics of the limit cycle tones [69]. There are also some authors who assume that all 
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tonality sources in Σ-∆ modulators are caused by the periodic behaviour of the states. This 
depends on a number of variables such as the input amplitude, input frequency, quantization 
steps, modulator topology and modulator order. These tones may alias, diminish or be 
amplified. 
 
(a)     (b) 
Figure 18: a) Limit Cycle Tones  b) Idle Channel Tones 
Papers that calculate the amplitude and frequency of these tones either use the AWGN 
approximation and/or successive simulation tools. Mostly, papers report individual topologies 
seeking tone-free or at least less tonal responses. These publications mainly agree on; 
• Σ-∆ modulators whose inputs are periodic or DC produce more tones in their outputs. 
• Lower order Σ-∆ modulators suffer from more tonality when compared to higher-order 
Σ-∆ modulators. 
• Multi-stage Σ-∆ modulators are less prone to tonality when compared to single-stage 
Σ-∆ modulators. 
• Initial conditions may play a vital role to break the short cycles therefore reducing the 
unwanted tones at the Σ-∆ modulator’s output. 
• Randomization is the key solution to these idle channel tones and can be accomplished 
either by employing more complex Σ-∆ modulator structures; or adding dither noise 
within the feedback loop. 
Another cause for the unwanted tones is the quantization of the input signal and harmonic 
distortion. This will be addressed and mathematically modelled in Sections 3.11 and 4.3 for 
sinusoidal input signals. Moreover, TI topologies specifically suffer from channel mismatch 
tones that are elaborately discussed in Section 3.11.3. 
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2.6.5 Dithering 
Dither refers to a source of white noise that is used to randomise the strong tones that appear at 
the output. However, dither inevitably increases the noise floor. Still, it is best injected at the 
quantizer input to take advantage of the noise-shaping process. 
2.7 Concluding Remarks 
The main objective of this chapter was to present the motivations of generalized TI VBP Σ-∆ 
modulators. In the first place, the gaps in the theory are defined. Therefore, the case for the 
design of generalized VBP Σ-∆ modulators was made. The basic principles of data conversion 
are explained covering quantization, sampling and their mathematical analysis. 
Secondly, Σ-∆ modulators are presented as a solution to the conventional Nyquist rate PCM 
converters. However these modulators lack speed due to their high OSR requirements and are 
limited to baseband applications. BP Σ-∆ modulators provide solutions for narrow band RF 
applications as these modulators are confined to mid-band operations and there is no control 
over the conversion band. 
To this extent, generalized VBP Σ-∆ modulators are the best candidates allowing noise-
shaping at the desired centre-frequency with an adjustable bandwidth. However, these Σ-∆ 
modulators still suffer from high OSR requirements and are more suitable for narrow band 
applications. The TI technique is presented as a solution to overcome this narrow band 
restriction. A detailed up-to-date literature survey is discussed covering the fundamental TI 
conversion techniques, their applications and implementations. The node equation method is 
identified for its ease of application and therefore is chosen in the conversion of SP VBP Σ-∆ 
modulators to their TI counterparts. The node-equation method is subsequently extended for 
VBP Σ-∆ modulators and a step-by-step technique is developed. This process can be used to 
construct the P-path generalized TI VBP Σ-∆ modulators and is detailed in Section 3.3.5. 
Finally, the main performance criteria that can be used to compare and evaluate the 
performance of the designed Σ-∆ modulators are defined and explained. 
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Chapter 3. A/D TI VBP Σ-∆ Modulators 
An A/D converter is the key building block for a highly digitized and monolithic receiver. To 
clarify this statement, a superheterodyne receiver architecture is depicted in Figure 19. 
Superheterodyne receivers firstly invented in 1910s are still widely used these days [70]. The 
idea is to modulate the input RF signal to a fixed IF frequency by means of a mixer. The 
modulated IF signal is then filtered and amplified to ensure a band-limited signal for A/D 
conversion. In order to have multi-channel implementation, a superheterodyne receiver 
requires discrete analog RF amplifiers and mixer blocks, which are highly complex to build 
and power consuming. Clearly the superheterodyne receiver is not suitable for integration. 
 
Figure 19: Superheterodyne Receiver 
On the other hand, a direct conversion scheme also known as the homodyne receiver 
eliminates the passive filtering therefore providing better integration when compared to the 
superheterodyne receiver. The principle is to convert the RF signal to baseband frequency 
using a quadrature mixer [71]. Thereafter the analog baseband signal is applied to an ADC. 
The block diagram of a homodyne receiver is given in Figure 20.  
 
Figure 20: Homodyne Receiver 
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However, the direct conversion suffers from DC offset, I/Q mismatch as well as flicker noise 
problems. Rather than applying baseband conversion, low-IF conversion may be utilized to 
avoid DC offset and to mitigate the flicker noise. Yet, the LPF needs to be replaced with 
complex Band Pass Filters (BPF)s. Complex BPFs are not only hard to build but also use the 
double the chip area and therefore increase power consumption [72]. 
All these problems can be overcome by employing BP Σ-∆ modulators as depicted in Figure 
21. Note that the mixer circuit and passive circuitry are excluded. The flicker noise and DC 
offsets are also avoided.  
 
Figure 21: Prospective Receiver with Tunable ADC 
The underlying problems of BP Σ-∆ modulators are defined in Section 2.4. A summary of the 
issues is listed below. 
1. A conventional BP Σ-∆ modulator design can be derived from its LP prototype using 
the zJC to −zJU transformation. The resulting modulators are resonator based midband 
Σ-∆ modulators, which may have stability issues. 
2. There is no control over the bandwidth of the NTF, which results in Σ-∆ modulators 
that are confined to narrow-band applications. 
3. Flexibility of the overall system is restricted since the conversion frequency is fixed. In 
addition, multi-mode, multi-channel implementations suffer from signal aliasing. 
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The VBP Σ-∆ modulators, presented in Section 2.4, overcome the above limitations and offer 
the advantages listed below. 
1. Flexibility is introduced where the designer is able to specify the center frequency 
bandwidth, stopband and passband attenuations from a menu of filters. This in return 
provides: 
a. More stable Σ-∆ modulator topologies. 
b. Improved integration for IC circuits. 
c. Improved SNR and DR. 
2. The narrow band restriction is overcome by the time-interleaving technique thus 
enabling higher frequency and wider band conversion. 
3.1 VBP Σ-∆ Modulator Design 
It is anticipated due to the above benefits that VBP Σ-∆ modulator will become more 
widespread. Several Σ-∆ modulator structures are proposed and the entire frequency band 
from DC to Nyquist is investigated and evaluated in this study. To do so, generalized 
topologies are built that are capable of noise-shaping at any desired frequency for Butterworth, 
Chebyshev, Inverse-Chebyshev and Elliptical filters. 
A VBP Σ-∆ modulator can be designed for specific applications where the centre frequency, 
bandwidth, pass-band and stop-band attenuations can be prescribed by the designer. The 
system’s clock and signal’s bandwidth can be directly utilized whilst keeping the modulator 
stable. The required SNR can also be obtained with the help of different filters. In this sense 
the designer can attain a fully integrated signal conversion as no mixer circuitry and pre-
filtering is required.  
Another benefit is that the digital processor can be clocked with the highest value if required, 
as there is no frequency restriction of the data conversion. For example, the input signal with a 
centre-frequency equal to 𝑓 and the processor can be clocked at 10𝑓. If a conventional BP Σ-
∆ modulator is employed, the sampling frequency needs to be 4𝑓. However, if a VBP Σ-∆ 
modulator is employed with a centre frequency of 𝜈 = 0.1 as seen in Figure 22, the designer 
will get the benefit of high speed processing as well as the higher OSR. 
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Figure 22: Output Plots for Different Clock Frequencies 
Another advantage of VBP Σ-∆ modulators is that tunable, multi-mode and/or multi-channel 
data conversion is made feasible. As already stated, there is not much work reported in the 
open literature on VBP Σ-∆ modulators with the exception of a few publications on tunable or 
programmable ADCs that focus on tuning the centre-frequency of the modulator to the already 
defined fixed values [73-75]. In [73], 9 different centre-frequencies from 0.1𝑓8 to 0.4𝑓8 are 
predetermined and can be tuned. In [74], the centre-frequency can be tuned from DC to 0.31𝑓8 
with intervals of 0.052 𝑓8. In [75], 5 different centre-frequencies can be selected from DC to 
1GHz. 
The terms tunable and programmable slightly differ from each other. Tunable converters are 
mostly built with CT Σ-∆ modulators where a set of frequencies can be tuned to the chosen 
frequency band. In other words, channel selection is achieved where the bandwidth is fixed. 
On the other hand, programmable converters are constructed using discrete-time Σ-∆ 
modulators, where the user can select the conversion band and centre-frequency using 
switches. Yet, during the literature survey, a few publications have drawn the attention of the 
author that tunable switched capacitor circuits are being investigated mostly for MEMs 
applications, making it possible to build tunable, discrete-time Σ-∆ ADCs [76-80]. For those 
who are interested in the implementation of these circuits, the general idea is to tune the time 
constant by switches in series with the capacitors. 
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3.2 Generalized VBP NTF Design 
The design of a Σ-∆ modulator starts with the NTF. The SNR, stability and DR are all 
dependent on the NTF. Choosing a flat response for the NTF provides more stable Σ-∆ 
modulators as this evens the out-of-band gain levels close to DC and Nyquist. As a result 
overloading of the quantizer and accumulators is alleviated. Therefore Butterworth filters are 
widely employed to ensure stability of the Σ-∆ modulator. On the other hand, Chebyshev-
based filters offer higher resolution as their transition bands are narrower and steeper when 
compared to Butterworth filters [7]. 
Since the intention in this thesis is to build generalized topologies, a generalized NTF is 
chosen to realize Butterworth, Chebyshev and Elliptical filter-based Σ-∆ modulators. The 
generalized NTF of an 𝑳𝒕𝒉-order Butterworth, Chebyshev and Elliptical band-stop filter is 
given in (26). The coefficients of a suitable band-stop Butterworth, Chebyshev, Inverse 
Chebyshev or Elliptical filters can be obtained using Matlab. The generalized transfer function 
of an Lth-order NTF is given by:  
NTFgen z( ) =
1− 2bkz−1 + z−2( )k=1L/2∏
1+ a1z−1 ++ aL−1z−L+1 + z−L    
(26)
 
An Output Feedback (OF) topology is chosen to explain the design methodology since its NTF 
and STF have already been derived as already presented in (7). The block diagram given in 
Figure 23 is modelled in Matlab/Simulink where an Infinite Impulse Response (IIR) filter 
block is used to represent the loop-filter. The system level design in Matlab/Simulink helps 
practitioners to improve their understanding of the operation of VBP Σ-∆ modulators for 
different loop-filters, centre frequencies and bandwidths. 
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After building the OF Σ-∆ modulator block diagram in Figure 23, designers can calculate the 
loop-filter’s numerator and denominator coefficients in MATLAB without building the loop-
filter topology. Therefore, the final loop-filter and Σ-∆ modulator coefficients may need to be 
adjusted following extensive simulations to meet the required specifications including the 
SNR, DR, stability and tonality. It should be noted that regarding the NTF filter type, the 
following functions can be employed, i.e., butter for Butterworth filters, cheby1 for 
Chebyshev filters, cheby2 for Inverse-Chebyshev filters and ellip for Elliptical filters. 
3.3 VBP Σ-∆ Modulator Topologies 
The second step in the design of VBP Σ-∆ modulator is mapping the generalized NTF in (26) 
to a generalized topology. The choice of the topology does not affect the performance at the 
behavioural level. From an implementation perspective, however, different topologies that use 
the same initial NTF may produce slightly different output response and resolutions. This is 
attributed to the sensitivity of coefficient variation of the Σ-∆ modulator structures. Therefore, 
this section mainly focuses on the choice of the building blocks: resonator-based or integrator-
based. 
3.3.1 Chain of Integrators with FeedBack and FeedForward Coefficients (CI-FBFF) 
As implied from its name, the CI-FBFF topology utilizes integrators as its main building 
blocks. Integrators process the variations of the input signal as they accumulate and low-pass 
filter the in-coming signal. Therefore, integrators are the key building blocks of Σ-∆ 
modulators. The block diagrams of delayless and delayed discrete-time integrators are boxed 
and displayed in Figure 24 in which the second-order SP CI-FBFF topology is shown. This 
topology is also used to explain the node-equation technique and its 2-path TI counterpart 
equations are calculated in (35)- (48). So internal nodes are named as n1, n2, n3, n4 and n5. 
The behavioural-level drawings in the thesis are composed using the Matlab Simulink 
R2010b. For readers who are not familiar with the Simulink, Table 2 is given before the SP 
CI-FBFF topology explaining the building blocks. It must be noted that, the Simulink 
drawings are converted to EPS (Encapsulated PostScript) format using the “print” function of 
Matlab. Therefore, the converted EPS files do not owe the same precision for all topologies. 
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Moreover, in Appendix A, Appendix B, Appendix C and Appendix D the sizes of the building 
blocks may differ from one topology to another to fit individual topologies into a single page. 
Table 2 : Building Blocks of Simulink 
Building Block Function 
 
The sampled single-sinusoidal input signal. 
 
The white noise source used as the dither noise. 
  













Linear feedback shift register built by the author 
using Simulink. 




Figure 24: 2nd-order SP CI-FBFF Topology 
The topology basically determines the numerator of the NTF by feedback coefficients and the 
denominator of the NTF by feedforward coefficients given in (27). Therefore, without even 
considering the non-idealities, it can be asserted that non-idealities of the feedback coefficients 
will degrade the SNR and DR performance. This is due to the fact that the in-band 
quantization noise is determined by the numerator of the NTF. On the other hand, the 
feedforward coefficients are calculated using the denominator coefficients of the NTF. In 
other words, the pole locations are affected by the feedforward coefficients. So the 
feedforward coefficients will affect the SNR, DR and stability performance.  
NTF2ndCI z( ) =
1+ (K1 − 2)z−1 + z−2
1+ (L1 + (K1 − 2))z−1 + L2 +1( ) z−2
   (27) 
In addition, the feedforward and feedback multiplications of each node are summed up 
together at the same adder. This in return may cause excessive signal accumulation leading to 
an unstable modulator. It can be foreseen that this topology gives a low dynamic range.  
3.3.2 The TI Technique 
One of the major issues of Σ-∆ modulation is the bandwidth restriction, less than a few MHz, 
arising from the oversampling requirements. Using higher-order NTFs may relax the 
oversampling demands as the required SNR is obtained by a steeper noise-shaping. However, 
higher-order NTFs drastically suffer from stability problems and low DRs [81]. Herein 
parallel working Σ-∆ modulators offer an appropriate solution to increase the conversion 
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bandwidth without sacrificing the performance. Yet the fundamental drawback of parallelism 
is the increased hardware. 
There are various parallel structures in the open literature that extend the conversion 
bandwidth using different approaches. For instance, the frequency-band decomposition 
technique involves partitioning the conversion bandwidth into sub-bands each being processed 
by different channels at the same time [82].  This technique is challenging due to the design 
complexity since each channel requires different NTFs and therefore different structures [83]. 
Eventually larger conversion bandwidths or lower speed requirements can be accomplished at 
the expense of design complexity. 
Another parallel Σ-∆ modulation technique is modulated-based architectures in which the 
input and output sequences are modulated by external signals [83]. Their circuitry and overall 
performance differ depending on the modulation sequence. A popular parallel structure is the 
Time-Interleaved Σ-∆ modulator, as it provides efficient and easy conversion from a SP Σ-∆ 
modulator. The input signal samples are distributed over the parallel, cross-connected 
channels by means of a commutator hence each sample is processed by different channels. 
The output is then combined in a sorted manner to obtain a single output sequence. Basically 
the input and the output signals are modulated by an identity matrix.  
 
Figure 25: Block Diagram of the TI Topology 
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As depicted in Figure 25, the TI approach employs P mutually cross-coupled Σ-∆ modulators, 
each operating at a sampling frequency of 𝑓8, which results in an equivalent sampling rate of 
P𝑓8 [65].  Therefore, the TI Σ-∆ modulators also operate as multi-rate signal processors.  
The design procedure of a TI Σ-∆ modulator commences with the design of a SP structure. 
Afterwards using one of the methods in the literature, the SP Σ-∆ modulator is converted to its 
TI counterpart. Mainly, there are two reported methods that enable the conversion of a SP Σ-∆ 
modulator to its P-path TI counterpart. The first method involves mathematically developing 
the polyphase decomposition elements of the loop-filter and mapping the resulting matrix to 
the TI topology [65]. It is clear that this method is challenging due to the cumbersome 
mathematical operations. Furthermore, for a VBP Σ-∆ modulator with the given NTF in (26), 
these mathematical operations are much more complex. 
The second method, which will be further developed in this thesis, is mathematically less 
intensive and involves writing node equations of the SP Σ-∆ modulator topology in the time 
domain [20]. The fundamental idea underlying the node equation conversion is to share the 
samples with the subsequent and/or adjacent channel for the next time interval if needed.  This 
in return results in fewer components when compared to the polyphase decomposition 
technique. In addition, it is an efficient and easy technique to apply. Another elegant feature of 
the node equation method is that it allows designers to build generalized topologies, as the 
coefficient values in the SP node-equations do not affect the resulting TI topology. However, 
the polyphase decomposition differs depending on the NTF coefficients. 
3.3.3 Downsampler 
The downsampler and the upsampler are the two vital building blocks of the TI topologies as 
they multiply the incoming signal by an identity matrix. The downsampling operation, 
generally known as decimation, is defined as reducing the sampling rate of a discrete-signal by 
a certain downsampling ratio. 
In Figure 28, the time-domain behaviour of a 2-path downnsampler is shown. In Figure 26 the 
block diagram of a D-factor downsampler is depicted and in (29) the mathematical model of a 
downconverter is given where D is the dowsampling ratio. 
   
38 
D↓ ( )dx n( )x n
 
Figure 26: Downsampler Block Diagram 
xd n( ) = x nD[ ]      (28)
 
 



















     
(29)
 
If the z-transform is applied; 
 
Xd z( ) =
1
D X z








  Wi = e
− 2π D( )i
      (31)
 
Downsampling produces D-1 shifted copies of the stretched input signal. Stretching occurs 
because of 𝑧C/  and shifting occurs because of Wi . These images are cancelled by the 
upsampler within the same topology as long as they are band-limited to	𝜋/𝐷.  
3.3.4 Upsampler 
The upsampling operation, generally known as interpolation, is defined as increasing the 
sampling rate of a discrete-signal by an upsampling ratio. The block diagram of an upsampler 
is given in Figure 27 and its mathematical model is provided in (34) where U is the 
upsampling ratio. 
U↑
( )ux n( )x n
 
Figure 27: Upsampler Block Diagram 
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xu n( ) = x[ nU ]       
(32) 
Xu e jω( ) = X e jωU( )      (33) 
If the z-transform is applied; 
 
Xu z( ) = X zU( )      (34) 
Upsampling creates U-fold compressed images of the input signal. These images are caused 
by the sampled-nature of the input signal. 
3.3.5 Node Equation Method 
The node-equation method was firstly presented in [20] in which a step-by-step methodology 
is developed for the conversion of LP SP Σ-∆ modulators to their P-path TI counterparts. In 
this thesis, the node equation method is further extended to VBP Σ-∆ modulators. 
Furthermore, using this technique 2-path and 4-path D/A TI VBP Σ-∆ modulators are 
implemented on VHDL validating the node-equation method and the resulting circuitry’s 
performance. Assuming an already designed and examined SP topology such as Figure 24, the 
node equation method is applied as follows. 
Step 1: Each node is named as seen in Figure 24 and the equations of these nodes are written 
in the time domain as in (35). Note that the DAC in the feedback loop is assumed to be ideal, 
in other words its gain is equal to unity and can be regarded as short circuited when the node 
equations are written. In addition, the non-ideal behaviour of the quantizer is modelled by the 𝑄 𝑛  function whereas the dither noise is represented by 𝑑 𝑛 .  
 
  
n1(n) = x(n)− y(n)
n2(n) = n1(n)−K1n4(n)
n3(n) = n2(n)+ n3(n−1)
n4(n) = n3(n−1)+ n4(n−1)
n5(n) = L1n4(n)+ L2n4(n−1)+ d(n)
y(n) =Q n5(n)( )
   (35) 
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Step 2:  This step involves modelling the behaviour of the downsampling in the time domain. 
A downsampler is basically a p-state commutator. For a downsampling level of two, the 
downsampler is a two-state commutator that distributes the input signal samples over the time 
interleaving paths as seen in  Figure 28. It is advisable to make a P-path TI signal distribution 
diagram before moving to the third step. 
( ) ( ) ( ) ( )2 1 2 2 1 2 2x n x n x n x n− − − + − +! !
( ) ( ) ( )2 2 2 2 2x n x n x n− − − +! !




 Figure 28: 2-level Downsampler Behavioural Model 
Step 3:  The third step is to label each node in accordance with the desired path number of the 
TI topology. Since a 2-path TI topology is intended, the nodes are labelled as in (36).  
x 2n( ) = x1 n( ), x 2n−1( ) = x2 n( )
n1 2n( ) = n1,1 n( ), n1 2n−1( ) = n1,2 n( )
n2 2n( ) = n2,1 n( ), n2 2n−1( ) = n2,2 n( )
n3 2n( ) = n3,1 n( ), n3 2n−1( ) = n3,2 n( )
n4 2n( ) = n4,1 n( ), n4 2n−1( ) = n4,2 n( )
n5 2n( ) = n5,1 n( ), n5 2n−1( ) = n5,2 n( )
y 2n( ) = y1 n( ), y 2n−1( ) = y2 n( )
   (36) 
Step 4:  The final step is to convert each equation individually to its corresponding path-node 
equations calculated in (37)-(48). 
  
n1 2n( ) = x 2n( )− y 2n( )
n1,1 n( ) = x1 n( )− y1 n( )
    (37) 
 
n1 2n−1( ) = x 2n−1( )− y 2n−1( )
n1,2 n( ) = x2 n( )− y2 n( )
   (38) 
 









n2,2 (n) = n1,2 (n)−K1n4,2 (n)
  (40) 
 
n3 2n( ) = n2 2n( )+ n3 2n−1( )
n3,1 n( ) = n2,1 n( )+ n3,2 n( )
    (41) 
 
n3 2n−1( ) = n2 2n−1( )+ n3 2n− 2( )
n3,2 n( ) = n2,2 n( )+ n3,1 n−1( )
   (42) 
 
n4 2n( ) = n3 2n−1( )+ n4 2n−1( )
n4,1 n( ) = n3,2 n( )+ n4,2 n( )
   (43) 
 
n4 2n−1( ) = n3 2n− 2( )+ n4 2n− 2( )
n4,2 n( ) = n3,1 n−1( )+ n4,1 n−1( )
   (44) 
 
n5 2n( ) = L1n4 2n( )+ L2n4 2n−1( )+ d 2n( )
n5,1 n( ) = L1n4,1 n( )+ L2n4,2 n( )+ d n( )
  (45) 
 
n5 2n−1( ) = L1n4 2n−1( )+ L2n4 2n− 2( )+ d 2n−1( )
n5,2 n( ) = L1n4,2 n( )+ L2n4,1 n−1( )+ d n( )
 (46) 
 
y 2n( ) =Q n5 2n( )( )
y1 n( ) =Q n5,1 n( )( )
     (47) 
 
y 2n−1( ) =Q n5 2n−1( )( )
y2 n( ) =Q n5,2 n( )( )
    (48) 
Following the conversion of the equations, the corresponding TI Σ-∆ modulator topology is 
constructed as demonstrated in Figure 29. Moreover, the 4-path counterpart is shown in Figure 
30. 
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Figure 29: 2nd-order 2-path CI-FBFF Topology 
 
 



















































































































   
43 
3.3.6 Design Technique to Build Up Generalize TI VBP Σ−Δ Modulators 
A step-by-step design methodology of TI VBP Σ−Δ modulators is given below: 
1. Build an SP Σ−Δ modulator with an IIR block in Simulink to simulate the NTF given 
in (26). 
2. Choose appropriate coefficients for the generalized NTF to implement Butterworth, 
Chebyshev, Inverse Chebyshev or Elliptical filters.   
3. Analyse the SP Σ-∆ modulator topology in terms of its stability, resolution and 
dynamic range.  If the required performance metrics are not met go to 2. 
4. Map the chosen NTF to an SP Σ-∆ modulator topology. 
5. Build the TI counterpart of the SP Σ−Δ modulator topology using the node-equation 
method. 
6. Analyse the TI Σ−Δ modulator in terms of its stability, resolution and dynamic range. 
3.3.7 Chain of Resonators with Feedforward and Local Resonator FeedBack 
Coefficients (CR-RFB) 
This second topology is constructed using resonator blocks as shown in the dashed square of 
Figure 31 in which the 2nd-order SP CR-RFB topology is illustrated. Earlier in Section 2.4, a 
resonator structure was given in Figure 13, where two cascaded integrator blocks were 
utilized. This conventional topology has been employed in many applications due to its well-
known structure and non-ideal model [84-86]. However, in [87] and [88], single-opamp SC 
resonators are proposed where double-sampling clocking is required. Single-opamp resonator 
blocks are gaining popularity as they lower the power dissipation and hardware of the overall 
circuitry. Moreover, in [89], a double-sampling SC resonator is proposed whose numerator is 
immune to circuit non-idealities, hence the resonant frequency and the Q-factor are not 
affected by the capacitance values. 
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Figure 31: 2nd-order SP CR-RFB Topology 
The corresponding symbolic NTF of the 2nd-order SP CR-RFB topology is given in (49). Once 
again the feedback coefficients determine the zeros of the NTF whereas the feedforward 
coefficients determine the poles.
 
 
NTF2ndCR z( ) =
1+ (K1)z−1 + z−2
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Figure 33: 2nd-order 4-path CR-RFB Topology 
3.4 Hardware Complexity of the A/D VBP Σ-∆ Modulators 
Although the A/D VBP Σ-∆ modulators are not implemented in this thesis it worth pointing 
out the hardware complexity of the resulting topologies. Regardless of the topology type, the 
TI topologies utilizes 𝑃x𝑁@ adders and 𝑃x𝑁Av multipliers where 𝑃 is the TI path number, 𝑁@ and 𝑁Av are the numbers of the adders and multipliers used to build the SP counterpart 
of the TI topology. Hence the relaxed sampling frequency or the higher OSR ratio is obtained 
at the expense of increased hardware. However, the SP and TI topologies strictly differ from 
each other in terms of their building blocks.  
As mentioned earlier, the node-equation method shares the samples of the internal nodes 
between the adjacent and/or subsequent channels. Therefore, the resonators and integrators of 
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and Figure 33 are investigated it can be seen that, the resonator and integrators are distributed 
over the channels. So, the main building blocks of the TI topologies are delayless and/or 
delayed adders and multipliers. 
In this sense, if the TI topologies are implemented using voltage-mode circuits, designers will 
end using 𝑃x𝑁@  adders and 𝑃x𝑁Av  multipliers. However, if the TI topologies are 
implemented using current-mode circuits, designer can save the 𝑃x𝑁@ adders, because adding 
occurs through the internal nodes of the current-mode circuits. Consequently current mode TI 
topologies will use 𝑃x𝑁Av multipliers only. Once again, this advantage can be benefited for 
the TI topologies built using the node-equation method. Hence their main building blocks are 
delayless and/or delayed adders and multipliers. 
Finally, if the CR-RFB and the CI-FBFF topologies are compared, they both utilize LxP 
feedforward coefficients where L is the order of the modulator and P is the TI path number. 
On the other hand, the CR-RFB topology uses 𝑃x𝐿 2 − 1 fewer feedback coefficients with 
respect to CI-FBFF topology. Obviously, for multi-path TI topologies it is wise to choose the 
CR-RFB topology in order to save multipliers and adders. Hence each reduction in the 
feedback coefficients equals to the reduction of one adder and one multiplier. Consequently, 
the CR-RFB topology can be implemented saving 𝑃𝑥𝐿 2 − 1  adders and 𝑃𝑥𝐿 2 − 1 
multipliers. 
3.5 Behavioural Level Simulations of the CI-FBFF Topology 
The behavioural level-simulations are explained in this section for two reasons; firstly it is 
intended not to disturb the natural flow of the thesis, as the node equation technique needs to 
be well covered before getting into the analysis of the designed modulators. Secondly, this 
section also involves the comparison of the designed SP and TI CI-FBFF and SP and TI CR-
RFB topologies for different orders. 
2nd-, 4th-, 6th-, 8th-order SP, 2-path, 4-path topologies of CI-FBFF and CR-RFB are built and 
the resulting structures including their symbolic NTFs are given in Appendix A and Appendix 
B. 
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Simulation Methodology: The behavioural level simulations of the SP CI-FBFF topologies 
of any order starts with measuring its SNR for different centre frequencies. Because the SNR 
plots involve the DR and output plots within the code, the output plot can be observed for 
discrete input amplitude values for each iteration. If any unstable output is noticed, the pole 
and zero locations of the designed filter type and resulting feedback and feedforward 
coefficients are noted to determine the hazardous region. If not, iterative simulations sweep 
the centre frequency for a fixed bandwidth until an unstable coefficient set is determined. 
Afterwards, for each filtering type the safe centre frequencies are fixed and the bandwidth is 
swept to determine the bandwidth boundaries for each discrete centre frequency. These 
preliminary and time-consuming simulations are applied to each designed topology mentioned 
in the anterior sections to predict the stability of each topology. 
After the stability, SNR and DR are provided, the designed topologies are compared and 
discussed in Section 3.9. Moreover the performance of Butterworth, Chebyshev, Inverse-
Chebyshev and Elliptical are compared and examined in Section 3.9. Finally and more 
importantly, the non-idealities are modelled in each designed topology and the resulting 
performances are given in Section 3.10. 
SNR Code: The major concern in the SNR code is to correctly select the Fast Fourier 
Transform (FFT) samples, windowing function and overlapping number. The FFT conversion 
inevitably suffers from signal energy leakage due to the aperiodic nature of the Σ-∆ output 
data. To reduce this leakage, a Hanning window is selected as it provides good frequency 
resolution whilst keeping the signal amplitude and spectral leakage under control [90]. 
However, Hanning window is not sufficient to depict all the harmonics and other tones in the 
frequency band. Therefore, the overlapping technique is utilized to minimize the leakage. The 
idea of overlapping is to apply overlapping window frames to the output in order to reduce the 
loss of information as seen in Figure 34. 
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Figure 34: Windowing and Overlapping 
Since windowing and overlapping are applied, the FFT size only needs to cover the period of 
the processing data to ensure good resolution. For this, as long as the periodicity of the output 
data is covered, the length of the FFT just determines the resolution. The wider the FFT 
window is chosen, the better resolution is provided in the frequency domain and the poorer 
resolution is obtained in the time-domain. In this study, an FFT window size of 2U is chosen 
with an overlapping 8 windows. 
Finally, oversampling is achieved by simply filtering the output data using the FFT sample 
number and OSR. The signal-band is calculated as in (50) where 𝑁D  is the FFT sample 




PTI ×2×OSR     
(50)
 
The negative frequency is discarded for the calculations and therefore 𝑁D is divided by 2. 
Moreover, to accomplish accurate resolution for the TI topologies, the signal bandwidth is 
narrowed, i.e., the bin size is reduced for the ease of calculation. As a result, the OSR is 
increased.  
3.6 Analysis of the Behavioural-Level Topologies 
In Figure 35 - Figure 38, the output plots of discrete-time CI-FBFF and CR-RFB are given 
when the same NTF is applied to both topologies. These simulation results validate the node-
equation method and resulting TI VBP Σ-∆ modulators’ performance. Secondly, they highlight 
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the characteristics of the topologies. For instance; the tones seen in Figure 36 - Figure 37 need 
to be investigated. More importantly, in the ideal case the CI-FBFF and CR-RFB topologies 
are supposed to perform the same NTF function with different feedback and feedforward 
coefficients. However in Figure 38, it is seen that CR-RFB topology has a deeper notch.  
Different VBP Σ-∆ modulators are compared and evaluated at the behavioural level in terms 
of their order, filter type, topology and path number. 
 
Figure 35: SP 2nd-order, Butterworth Filtering 
 
Figure 36: 2P 4th-order, Chebyshev Filtering 
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Figure 37: 4P 6th-order, Elliptical Filtering 
 
 
Figure 38: 4P 8th-order, Inverse-Chebyshev Filtering, Zoomed Plot 
 
3.7 Coefficient Comparison 
This section will discuss in detail the effects of the coefficients on the output amplitude 
frequency response of the proposed VBP Σ-∆ modulator topologies. As will be explained and 
illustrated in the upcoming sections, stability, tonality, DR and SNR degradation are mostly 
caused by the coefficients’ values and coefficient mismatches.  
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Feedback Coefficients: The CR-RFB topology uses 𝑃𝑥𝐿 2 feedback coefficients whereas the 
CI-FBFF topology uses 𝑃𝑥𝐿 − 1 feedback coefficients where 𝑃 is the TI path number and 𝐿 
is the order of the modulator. Consequently a P-path Lth –order CR-RFB topology saves 𝑃𝑥𝐿 2 − 1 feedback coefficients with respect to the same path number and order CI-FBFF 
topology. 
Another major difference between the two topologies is that the CR-RFB topology utilizes 
local feedback coefficients. Thereby the resonant frequency is directly determined by the local 
feedback coefficients. Hence, for the CR-RFB topology, the local feedback coefficients 
always fall within the range [-2, 2], which is map to the normalized frequency values of [0, 
0.5].  
For the CI-FBFF topology, the resonant frequency is determined by multiple feedback 
coefficients as given in Appendix A. This in turn may cause the feedback coefficients of the 
CI-FBFF topology to be excessively large up to 900.  
Large feedback coefficients of the CI-FBFF topology unfortunately increase the accumulation 
in each node causing the integrators to be saturated even for small input amplitudes. This in 
turn, has a deleterious effect on stability and can only be observed in the case of non-ideal 
integrators.  
The resulting values of feedback coefficients versus centre frequency of the Butterworth NTFs 
are given in Figure 39 - Figure 42. 
 
Figure 39: 2nd-order, Butterworth NTF Feedback Coefficients, BW is fixed to 0.02 
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Figure 40: 4th-order, Butterworth NTF Feedback Coefficients, BW is fixed to 0.02 
 
Figure 41: 6th-order, Butterworth NTF Feedback Coefficients, BW is fixed to 0.02 
 
Figure 42: 8th-order, Butterworth NTF Feedback Coefficients, BW is fixed to 0.02 
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The frequency range between [0.25, 0.5] significantly degrades the DR as frequencies larger 
than 𝜈 = 0.25 exponentially increase the feedback coefficients of the CI-FBFF topology. In 
addition, for higher order NTFs the mid-coefficients get the highest values. This is due to the 
fact that the cascaded topology forms the NTF numerator from the polynomial function. In 
other words, Pascal’s Triangle polynomials are obtained simply by multiplying binomials of 
the resonator function of the generalized NTF [91]. 
As mentioned earlier in this section, the two topologies are supposed to produce the same NTF 
for the ideal-case behavioural-level simulations. However, it is also shown that some tones 
and notch dips do not match in the output plots. For the SNR plots depicted in Figure 56 on 
page 61, the ideal-case behavioural simulations are compatible for the CI-FBFF and CR-RFB 
topologies. 
To give an initial idea on the implementation of large coefficients, it must be kept in mind that 
the coefficient values of the Switched Capacitor (SC) circuitry are determined by the ratio of 
the capacitors. In the meantime, the sampling speed is provided by two factors: the on-
resistance of the switches and the value of the sampling capacitors. To achieve high-speed 
operation small capacitors must be utilized. In other words, the capacitor values need to be 
reduced for an area and/or power efficient implementation. Therefore, the implementation of 
the large feedback coefficients shown in Figure 41 and Figure 42 is physically impossible 
despite the fact that the circuit works perfectly well in a simulation environment. 
Generally speaking; 
• Centre frequencies higher than 𝜈 = 0.25 increase the feedback coefficients of the CI-
FBFF topology. Whilst the CR-RFB topology’s feedback coefficients are always 
between [-2, 2 
o From the implementation perspective, the CI-FBFF topology cannot perform 
stable, low-power, low-hardware implementations for orders of 6 and above at 
the frequency interval [0.25 0.5]. 
o The frequency interval [0 0.25] seems feasible for the implementation of CI-
FBFF topology. 
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• The CI-FBFF feedback coefficients get their highest values in the mid-coefficients due 
to the nature of Pascal Triangle polynomials. 
• The NTF type and filter specifications such as the pass-band and stop-band 
attenuations and bandwidth do not affect both topologies’ feedback coefficients’ range. 
Feedforward Coefficients: The feedforward coefficients are determined by the pole locations 
of the NTF for both topologies. Therefore, the bandwidth, stop-band and pass-band 
attenuations strictly affect only the feedforward coefficient values. In other words, the 
feedforward coefficients depend on the NTF filter type. 
The denominator of the symbolic NTFs of the CR-RFB topologies is affected by the feedback 
and the feedforward coefficients as given in Appendix B. The limited interval of the CR-RFB 
feedback coefficients keeps the feedforward coefficients to closer values of the same order 
magnitude to the denominator coefficients. However, the feedback coefficients of the CI-
FBFF increase the feedforward coefficients especially for orders 6 and above.  
 
Figure 43: 2nd-order, Butterworth NTF Feedforward Coefficients, BW is fixed to 0.02 
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Figure 44: 4th-order, Butterworth NTF Feedforward Coefficients, BW is fixed to 0.02 
 
 
Figure 45: 6th-order, Butterworth NTF Feedforward Coefficients, BW is fixed to 0.02 
 
 
Figure 46: 8th-order, Butterworth NTF Feedforward Coefficients, BW is fixed to 0.02 
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In Figure 47 - Figure 54 the BW sweep plots for the feedforward coefficients of both 
topologies are given for two distinct centre-frequencies; 𝜈 = 0.1 and 𝜈 = 0.4 for the Elliptical 
NTF. These plots are presented to show how the coefficient interval is affected by the centre-
frequency when bandwidth is swept. As expected, the CR-RFB feedforward coefficient 
interval is not affected much (maximum of ±2) by the bandwidth sweep for these different 
centre-frequencies. 
However, the CI-FBFF feedforward coefficients for orders 6 and 8, exponentially increase for 
the centre-frequency interval [0.25 0.5]. As mentioned, this is actually caused by the cascaded 
structure of the CI-FBFF topology. Frequencies over 0.25 increase the feedback coefficients 
thus the internal node accumulation can be balanced by larger feedforward coefficients. This 
leads to quantizer overload as the feedforward coefficients are multiplied by the internal 
signals and added up just before the quantizer. Quantizer overload may cause unstable 
modulators. 
If Figure 51 is compared to Figure 52 and Figure 53 is compared to Figure 54, it is clearly 
seen that the CI-FBFF topology’s feedforward coefficients extensively increase; i.e., up to 
1500 for the 6th-order NTF and up to 350 for the 8th-order NTF when the centre frequency 
equals to 0.4. However Figure 47, Figure 48, Figure 49 and Figure 50 show that the centre 
frequency does not cause significant change in the feedforward coefficient interval for the 2nd- 
and 4th-order CR-RFB and CI-FBFF topologies. 
If a multi-frequency and/or multi-band system using the CI-FBFF topology is required, centre-
frequency and bandwidth sweep simulations need to be held together. Once again, the CI-
FBFF topology is not suitable for VBP Σ-∆ modulators whose input’s centre frequencies fall 
within the interval of [0.25 0.5]. 
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Figure 47: 2nd-order, Elliptical NTF Feedforward Coefficients, Centre Freq. = 0.1,  
Pass-Band Attenuation (PBA) = 1dB, Stop-Band Attenuation (SBA) = 80 dB 
 
 
Figure 48: 2nd-order, Elliptical NTF Feedforward Coefficients, Centre Freq. = 0.4, 
PBA = 1dB, SBA= 80 dB 
 
Figure 49: 4th-order, Elliptical NTF Feedforward Coefficients, Centre Freq. = 0.1, 
PBA = 1dB, SBA = 80 dB 
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Figure 50: 4th-order, Elliptical NTF Feedforward Coefficients, Centre Freq. = 0.4, 
Pass-Band Attenuation = 1dB, Stop-Band Attenuation = 80 dB 
 
 
Figure 51: 6th-order, Elliptical NTF Feedforward Coefficients, Centre Freq. = 0.1, 
PBA = 1dB, SBA = 80 dB 
 
Figure 52: 6th-order, Elliptical NTF Feedforward Coefficients, Centre Freq. = 0.4, 
PBA = 1dB, SBA= 80 dB 
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Figure 53: 8th-order, Elliptical NTF Feedforward Coefficients, Centre Freq. = 0.1, 
PBA = 1dB, SBA = 80 dB 
 
Figure 54: 8th-order, Elliptical NTF Feedforward Coefficients, Centre Freq. = 0.4, 
PBA = 1dB, SBA = 80 dB 
Generally speaking;  
• Centre frequencies higher than 𝜈 = 0.25 increase the feedforward coefficient of the 
CI-FBFF topology. However these centre frequencies do not have a noticeable effect 
on the CR-RFB topology’s feedforward coefficients.  
• The NTF type and filter specifications affect the topologies feedforward coefficients’ 
value 
o The more aggressive the NTF is designed, the smaller the coefficients become. 
3.8 Filtering Performance 
The NTF filter type affects the performance and stability of the VBP Σ-∆ modulators as 
examined below.  
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Butterworth NTFs  
Basically a band-stop Butterworth filter has its poles on a semi-circle with a radius of 𝜈 
where 𝜈 is the cut-off frequency. Butterworth filters provide maximally flat out-of-band gain 
as their gain function derivatives of frequency approximates to zero. The output plots of the 
Butterworth-based VBP Σ-∆ modulators are depicted in Figure 35 on page 49. 
 
Figure 55: Butterworth Pole-Zero Map 
To give an overall understanding, Butterworth NTFs have a wider transition band compared to 
the other filter types. Hence Butterworth-based NTFs achieve much better SNRs and DRs for 
larger BW values. Due to its maximally flat out-of-band gain, the stability performance of 
Butterworth based NTFs are comparatively more robust. As far as the analyses allow, they 
have delivered stable outputs for all the designed VBP Σ-∆ modulators in the thesis for any 
centre frequency and up to a normalized bandwidth of 0.1.  
The numerator and denominator coefficients of the desired Butterworth NTF are obtained 
using the ‘butter’ function in Matlab. These coefficients are mapped to the desired topology by 
using the Matlab Symbolic Toolbox. 
2nd Order Topologies Employing Butterworth NTF 
Both topologies produce noise shaping at their outputs with a few tones. These observed tones 
are mainly caused by the quantization operation and are analysed in Section 3.11. As both 
topologies have their coefficients within the same interval, the resulting DR and SNR values 
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have a perfect match. The SNR plots of both topologies for different OSRs and number paths 
are shown in Figure 56. It should be noted that all SNR figures in this thesis is plotted such 
that 0 dB indicates a signal to noise ratio of 1.  
 
Figure 56: SNR Plot, 2nd-order Both Topologies, Butterworth NTF, Centre Frequency = 0.375, BW = 0.01, 𝑶𝑺𝑹𝑺𝑷 = 𝟑𝟐, 𝑶𝑺𝑹𝟐𝑷 = 𝟔𝟒, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟐𝟖 
In the first place, this plot validates the node-equation method and its extension to VBP Σ-∆ 
modulators since a higher path number provides better SNR without increasing the individual 
path OSR. In addition, if the SNR estimation stated in Section 2.6 and calculated in [13] is 
recalled; every doubling of OSR is supposed to increase the SNR value by (6L + 3) dB where 
L is the order of the modulator. Increasing the path number without changing the path-OSR 
increases the overall OSR in multiples of P, where P is the path number. 
The resulting SNR values depicted in Figure 56 are quite compatible with their theoretical 
SNR increment values. Note that an Lth-order VBP NTF’s transition band roll-off is equivalent 
to the 𝐿 2 -order LP NTF. So for a 2nd-order VBP Σ-∆ modulator, an SNR increment of is 
expected. Refer to Table 3 and Table 4 on pages 65 and 66 for a compared SNR versus OSR 
summary. 
As expected, the centre frequency sweep in other words the feedback coefficients’ variations 
do not affect the performance as shown in Figure 57. Whereas the bandwidth sweep affects the 
obtained SNR up to 15 dBs and DR up to 14 dBs as shown in Figure 58. Normalised 
bandwidths larger than 0.04 do not increase the SNR more than 1-2dBs. Different bandwidth 
values can be chosen to increase the DR. 
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Figure 57: SNR vs Centre Frequency Plot, 2nd-order 2-path CI-FBFF Topology, Butterworth NTF, 
BW=0.02, 𝑶𝑺𝑹𝟐𝑷 = 𝟏𝟔 
 
  
a)SNR vs BW    b)DR vs BW 
Figure 58: BW Sweep Plot, 2nd-order 4-path CR-RFB Topology, Butterworth NTF, Centre Freq.=0.2, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟔 
4th – 6th – 8th Order Topologies Employing Butterworth NTF 
The output and SNR plots have an adequate matching between the CI-FBFF and CR-RFB for 
4th- 6th- 8th orders of the SP, 2-path and 4-path topologies. However, minor differences occur 
for different OSRs as shown in Figure 59. These variations are caused by the in-band tones. 
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a)       b) 
Figure 59: SNR Plots, Both Topologies, Butterworth NTF, Different OSRs  
a) 6th-order, 4-path, Butterworth, Centre Frequency = 0.405, BW=0.01, 𝑶𝑺𝑹𝟒𝑷 = 𝟑𝟐  
b) 8th-order, 2-path, Butterworth, Centre Frequency = 0.405, BW=0.01, 𝑶𝑺𝑹𝟐𝑷 = 𝟔𝟒 
Moreover, the SNR versus centre frequency relationship remains the same; the SNR value is 
not affected by the chosen centre frequency. On the other hand, the DR clearly changes with 
the bandwidth and the order of the modulator as depicted in Figure 60. This is due to the fact 
that larger bandwidths and higher-order VBP Σ-∆ modulators tend to possess larger 
coefficients. Hence the resulting VBP Σ-∆ modulators overload the quantizer for smaller input 
amplitudes, decreasing the DR as seen in Figure 61. 
 
 
a)CI-FBFF, 2-path    b)CR-RFB, 4-path 
Figure 60: DR vs BW Plot, Both Topologies, Butterworth NTF, BW=0.02, 𝑶𝑺𝑹𝟐𝑷,𝟒𝑷 = 𝟏𝟔 
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Figure 61: SNR Plot, All Orders 4-path, Butterworth, CI-FBFF Topology, Butterworth NTF, Centre 
Frequency = 0.1, BW=0.02, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟔 
Note that the overall OSR employed in Figure 61 is 16 and the SNR values for the 4-path 
topologies are depicted. The individual path OSR equals to 16 4. With such a low OSR, even 
the 2nd-order 4P CI-FBFF topology delivers an SNR of 39 dB and 8th-order 4P CI-FBFF 
topology accomplishes 65 dB SNR whilst providing DRs of 45 dB and 75 dB respectively. 
In Figure 62, the SNR plot of the 6th-order CR-RFB topology for all path numbers are 
displayed. But in this plot, the overall OSRs for each SP, 2-path and 4-path topologies are 
chosen to equate each other. In other words, individual OSRs are chosen to be 64, 32 and 16 
respectively. To do so, it is expected to obtain a well-matched SNR plot since all the SP, 2-
path and 4-path topologies of same order have the same overall NTF. However, it is clearly 
seen that, even in the ideal-case simulations the 4-path topology SNR and DR values are 
smaller. This is due to the tones caused by the time-interleaving nature of the topology and is 
explained in Section 4.3. To summarize this concept, it must be stated that the TI idea depends 
on the perfect cancellation of the downsampling images. However before being cancelled at 
the upsampling circuitry, these images cause quantization tones, which might be folded back 
into the signal band.  
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Figure 62: SNR Plot, 6th-order, All Paths, Butterworth, CR-RFB Topology, Butterworth NTF, Centre 
Frequency = 0.1, BW=0.02, 𝑶𝑺𝑹𝑺𝑷 = 𝟔𝟒, 𝑶𝑺𝑹𝟐𝑷 = 𝟑𝟐, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟔 
In Table 3 and Table 4, the summary of obtainable SNRs of Butterworth-based NTFs are 
given for a specific centre frequency, BW and OSR. The expected SNR increment for every 
doubling of OSR for different orders are as follows; 2nd-order: 9 dB, 4th-order: 15 dB, 6th-
order: 21 dB, 8th-order: 27dB. Since the OSR is fixed in Table 3 and Table 4, these results are 
expected for every doubling of the TI path number. However, this increment cannot be 
obtained especially for higher-order Butterworth-based VBP Σ−Δ modulators. This 
performance degradation is attributed to the in-band tones acquired in the TI topologies and 
modelled in Section 4.3. 
 
Table 3: CI-FBFF Topology SNRs and DRs, Butterworth, Centre Frequency =0.3, BW =0.02 ,  𝑶𝑺𝑹𝑺𝑷 =𝟑𝟐, 𝑶𝑺𝑹𝟐𝑷 = 𝟔𝟒, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟐𝟖 




2nd 33/42/47 40/45/47 
4th  38/52/59 47/65/73 
6th  40/58/70 53/69/81 
8th  39/65/78 53/76/92 
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Table 4: CR-RFB Topology SNRs and DRs, Butterworth, Centre Frequency =0.3, BW =0.02 ,  𝑶𝑺𝑹𝑺𝑷 =𝟑𝟐, 𝑶𝑺𝑹𝟐𝑷 = 𝟔𝟒, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟐𝟖 




2nd 33/42/47 38/44/47 
4th  38/52/60 46/65/73 
6th  40/58/70 51/70/79 
8th  40/58/78 52/70/94 
 
Chebyshev NTFs 
Chebyshev filters produce amplitude fluctuations in exchange for a steeper transition band. 
These variations are called pass-band attenuations. To do so; poles lie on an ellipse whereas 
zeros are placed at the same frequency as shown in Figure 63. Poles closer to the zeros make 
the filter more aggressive; thus providing a narrower transition band when compared to the 
Butterworth filters of the same order. 
 
Figure 63: Chebyshev Pole-Zero Map 
 
Figure 64 shows a zoomed output plot of the 8th-order SP CI-FBFF topology when a 
Chebyshev filter is applied. Choosing higher pass-band attenuation eventually causes a more 
aggressive filter characteristic and raises the possibility of an unstable modulator. 
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Figure 64: Zoomed Output Plot, Chebyshev  
The numerator and denominator coefficients of the desired Chebyshev based NTFs are 
obtained using the ‘cheby1’ function in Matlab. These coefficients are mapped to the desired 
topology by using the Matlab Symbolic Toolbox. 
2nd-, 4th-, 6th-, 8th-Order Topologies Employing Chebyshev NTF 
The resulting 2nd-order output plots, the SNR and DR ranges perfectly match as depicted in 
Figure 65. 
 
Figure 65: SNR Plot, 2nd-order Both Topologies, Chebyshev NTF, Centre Frequency = 0.415, BW = 0.01, 𝑶𝑺𝑹𝑺𝑷 = 𝟑𝟐, 𝑶𝑺𝑹𝟐𝑷 = 𝟔𝟒, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟐𝟖 
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The 6th- and 8th-order SNR and DR performance have minor differences due to the coefficient 
interval mismatches between the topologies. These values are given in Table 5 and Table 6. In 
Table 6, a more relaxed Chebyshev NTF is designed whereas in Table 5, a more aggressive 
Chebyshev NTF is designed. As expected the NTF designed in Table 5 is capable of providing 
higher SNR and DR. The increases in SNR and DR are obtained by adjusting the passband 
attenuation rather than modifying the bandwidth. This feature is quite functional for wide-
band and high-resolution implementations. Note that the (6L+3) dB of SNR increase for every 
doubling of the OSR does not apply for Chebyshev NTF-based VBP Σ-∆ modulators for any 
path number. 
Table 5: CI-FBFF Topology SNRs and DRs, Chebyshev, Centre Frequency =0.4, BW =0.01, PBA=2 dB, 𝑶𝑺𝑹𝑺𝑷 = 𝟑𝟐, 𝑶𝑺𝑹𝟐𝑷 = 𝟔𝟒, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟐𝟖 




2nd 33/40/43 49/50/48 
4th  43/55/60 57/69/75 
6th  50/69/76 62/78/88 
8th  57/70/84 75/81/105 
 
Table 6: CR-RFB Topology SNRs and DRs, Chebyshev, Centre Frequency =0.4, BW =0.01, PBA=0.5 dB, 𝑶𝑺𝑹𝑺𝑷 = 𝟑𝟐, 𝑶𝑺𝑹𝟐𝑷 = 𝟔𝟒, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟐𝟖 




2nd 21/30/36 39/50/48 
4th  29/40/49 40/51/62 
6th  32/45/58 40/56/67 
8th  39/48/67 53/61/77 
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Figure 66: SNR Plot, 6th-order, 4P, Both Topologies, Chebyshev NTF,  
BW = 0.01, PBA = 1dB, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟐𝟖 
An interesting observation about Chebsyhev NTF-based VBP Σ−Δ modulators is that they 
perform quite higher SNR and DR at mid-band even if the pass-band attenuation and 
bandwidths are fixed. This observation is plotted in Figure 66. This could be attributed to the 
presence of more or higher amplitude tones at the output since some strong out-of band tones 
are observed. These limit cycle tones result in deeper notches for Chebyshev NTFs since the 
overall power at the output spectrum of a quantizer is fixed. This is due to the fact that the 
expected quantization noise is distributed over −𝜈8 2 , 𝜈8 2 . 
 
Figure 67: Output Plot, 6th-order, SP, CI-FBFF Topology, Chebyshev NTF, Centre Frequency = 0.25, BW 
= 0.01, PBA = 1dB 
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These tones may or may not be a problem depending on the implementation. If they are 
filtered and do not alias with other signals within the system, mid-frequency Chebyshev NTFs 
give higher resolution. Yet if they are not filtered and pass through other cascade circuits, they 
may be amplified and therefore degrade the quality of the output signal. 
Note that these tones are also observed for other NTF types. An SNR increment as in the case 
of Chebyshev-based filters cannot be obtained at mid frequency. This is due to the fact that the 
limit cycle tones appear at close frequencies to the passband attenuations. In a way they help 
the passband frequency distortion hence steeper transition and higher SNRs are provided. 
Inverse-Chebyshev NTFs 
Inverse-Chebyshev filters distribute zeros over the stop-band to fluctuate the frequency 
response in order to provide narrow transition-bands. This time, attenuations are at the pass-
band region. The numerator and the denominator coefficients of the designed Inverse-
Chebyshev based NTF are obtained using the ‘cheby2’ function in Matlab. These coefficients 
are then mapped to the desired topology by using the Matlab Symbolic Toolbox. 
 
Figure 68: Inverse-Chebyshev Pole-Zero Map 
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Figure 69: Zoomed Output Plot, Inverse-Chebyshev 
2nd-, 4th-, 6th-, 8th-Order Topologies Employing Inverse-Chebyshev NTF 
The SNR and DR values are given for all orders and all path numbers of the both CI-FBFF 
and CR-RFB topologies in Table 7-Table 8. Once again, these values are listed to give an idea 
of the Inverse-Chebyshev NTF-based topology performance. The (6L+3) SNR increment rule 
does not work for Inverse-Chebyshev filters as well. 
Table 7: CI-FBFF Topology SNRs and DRs, Inverse-Chebyshev, Centre Frequency =0.46, BW =0.001, 
SBA = 80 dB, 𝑶𝑺𝑹𝑺𝑷 = 𝟑𝟐, 𝑶𝑺𝑹𝟐𝑷 = 𝟔𝟒, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟐𝟖 




2nd 41/51/57 38/42/46 
4th  48/63/73 64/74/84 
6th  35/52/63 52/69/78 
8th  30/41/48 42/58/73 
 
Table 8: CR-RFB Topology SNRs and DRs, Inverse-Chebyshev, Centre Frequency =0.4, BW = 0.01, SBA 
= 80 dB, 𝑶𝑺𝑹𝑺𝑷 = 𝟏𝟔, 𝑶𝑺𝑹𝟐𝑷 = 𝟑𝟐, 𝑶𝑺𝑹𝟒𝑷 = 𝟔𝟒 




2nd 34/40/47 31/38/40 
4th  29/46/53 43/60/70 
6th  UNSTABLE UNSTABLE 
8th  32/US/US 50/US/US 
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The Inverse-Chebyshev filters accomplish the highest SNR and DR values when compared to 
the other NTFs. This is attributed to the distributed zeros over the signal-band. These zeros 
strongly reduce the overall in-band noise. This becomes more observable for higher-order 
Inverse-Chebyshev NTFs, as there are more zeros within the signal band. However, there are 
two main restrictions of Inverse-Chebyshev filter-based NTFs. Firstly, Inverse-Chebyshev 
filters operate in narrow-band designs; otherwise they drive the Σ−Δ modulator to unstable 
mode as shown in Table 8. 
Secondly the choice of the OSR becomes vital. It was mentioned earlier that distributed zeros 
over the signal band reduces the in-band quantization noise hence delivering higher SNRs. If 
the NTF stop-band is not designed such that its zeros remain within the signal band, the 
Inverse-Chebyshev NTFs lose their attraction. As shown in Figure 70 for higher OSRs, the 
SNR does not increase within the same slope of the lower OSRs. This is due to the fact, if high 
OSR is chosen the output frequency response is stretched over a larger frequency scale 
causing NTF zeros to be placed out of the signal band. 
 
 
Figure 70: SNR vs OSR Plot, Inverse-Chebyshev, 6th-order, Centre Frequency = 0.3, 
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Elliptical NTFs 
Elliptical filters use both passband and stopband attenuations to accomplish the narrowest 
transition band with respect to the aforementioned filters. The numerator and denominator 
coefficients of the desired Elliptical based NTF are obtained using the ‘ellip’ function in 
Matlab. These coefficients are then mapped to the desired topology by using the Matlab 
Symbolic Toolbox. In Figure 71 pole-zero map of an Elliptical band stop filter is given. In 
addition, to depict the pass-band and stop-band attenuations, a zoomed output response of a 
6th-order Elliptical band stop filter is given in Figure 72. 
 
Figure 71: Elliptical Pole-Zero Map 
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2nd-, 4th-, 6th-, 8th-Order Topologies Employing Elliptical NTF 
See Table 9 and Table 10 for the SNR and DR performance of some Elliptical NTF-based 
VBP Σ−Δ modulators. The (6L+3) SNR increment rule does not work for Elliptical filters. 
Table 9: CI-FBFF Topology SNRs and DRs, Elliptical, Centre Frequency =0.3, BW =0.02, PBA = 1dB, 
SBA=80dB, 𝑶𝑺𝑹𝑺𝑷 = 𝟑𝟐, 𝑶𝑺𝑹𝟐𝑷 = 𝟔𝟒, 𝑶𝑺𝑹𝟒𝑷 = 𝟏𝟐𝟖 




2nd 33/42/47 40/45/47 
4th  38/52/59 47/65/73 
6th  40/58/70 53/69/81 
8th  39/65/78 53/76/92 
 
Table 10: CR-RFB Topology SNRs and DRs, Elliptical, Centre Frequency =0.1, BW =0.01, PBA = 1dB, 
SBA=80dB, 𝑶𝑺𝑹𝑺𝑷 = 𝟏𝟔, 𝑶𝑺𝑹𝟐𝑷 = 𝟑𝟐, 𝑶𝑺𝑹𝟒𝑷 = 𝟔𝟒 




2nd 14/20/23 33/39/41 
4th  19/28/34 33/43/61 
6th  23/31/32 32/44/33 
8th  24/32/36 35/46/55 
The main benefit is that they can accomplish superior SNRs and DRs compared to 
Butterworth and Chebyshev-based Σ−Δ modulators of the same order for relatively wide 
narrow-band designs. This is due to the fact that they utilize both pass-band and stop-band 
attenuations in exchange for a narrower transition band. Moreover, the passband attenuation 
compensates the effect of the distributed zeros in the out-of-band gain. It lowers out-of-band 
gain thus providing more stable circuits when compared to Inverse-Chebyshev filters.  
3.9 Filtering Comparison 
The discrepancies in performance of the employed NTF filters were discussed and evaluated 
in the above section. This section sums up the main diversities. 
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In Figure 73 a narrow-band NTF’s SNR plot is given whereas in Figure 74 an SNR plot for 
larger-band design is given for all filters. These plots are obtained by setting the cut-off 
frequencies of each filter as close as possible to each other in order to make a fair comparison 
of the topologies. 
 
Figure 73: SNR Plot, All Filters, 4th-order, 2P, CR-RFB Topology, BW = 0.01, OSR = 64 
 
Figure 74: SNR Plot, All Filters, 4th-order, 2P, CR-RFB Topology, BW = 0.04, OSR = 64 
As seen in Figure 74, the Inverse-Chebyshev based NTF delivers negative SNR for all input 
amplitude values whilst the other filters provide positive SNR values. This is caused by the 
increased bandwidth. It can be concluded after several simulations performed within the thesis 
that the Inverse-Chebyshev NTF based VBP Σ−Δ modulators provide mostly unstable outputs 
when bandwidth is larger than 0.04 for the 4th-, 6th- and 8th-order topologies. For narrow-band 
applications the Inverse-Chebyshev based VBP Σ−Δ modulators are highly suitable as long as 
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the in-band zeros are kept within the signal band. Otherwise, there occurs an apparent SNR 
reduction as explained in Section 3.8 within the subtitle of Inverse-Chebyshev NTFs. 
The Butterworth-based VBP Σ−Δ modulators can be chosen for relatively wide-band 
applications because they remain stable whilst providing high SNRs and DRs. This is 
attributed to the maximally flat out-of-band gain of the Butterworth NTFs. As detailed in 
Section 3.8 within the subtitle of Butterworth NTFs, Butterworth NTF based VBP Σ−Δ 
modulators they have delivered stable outputs up to a normalized bandwidth of 0.1.  
In Section 3.8 the subtitle Chebyshev NTFs explains that the Chebyshev filters actually 
produce stable outputs with quite strong out-of-band tones at the centre frequency of 0.25. 
These out-of-band tones might be problematic for implementation purposes as they may alias 
with other signals within the overall receiver and/or they may be ear-detectable as well. 
Finally, the Elliptical and Chebyshev NTFs seem to preserve stability for relatively large 
bandwidths whilst maintaining the same level of SNR and DR performance to that of their 
Butterworth counterparts.  
3.10 Non-Idealities 
The designed VBP Σ-∆ modulators’ non-ideal behaviours are modelled in order to investigate 
their immunity to non-idealities. Since discrete-time analogue VBP Σ-∆ modulators are 
designed, the switched-capacitor circuits’ non-ideal behaviours are examined.  
Switched capacitor circuits are exposed to several non-idealities such as capacitance voltage 
dependency, capacitor mismatches and op-amp finite gain. One single non-ideality may result 
in multiple performance degradation. For instance, finite op-amp gain causes integrator 
leakage and integrator gain error. Therefore, non-ideal building blocks are investigated rather 
than addressing components’ non-idealities. 
Non-Ideal Integrator: The transfer function of a non-ideal integrator is given in (51) where g 
is the gain error and 𝛼 is the leakage error.  
HID,non−id z( ) =
gz−1
1−αz−1     
(51)
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Gain blocks model the gain error, g, and the leakage error, α, as shown in Figure 75. 
 
Figure 75: Simulink Model of Non-Ideal Integrator 
 
Non-ideal SP CI-FBFF Topologies  
The designed SP CI-FBFF topologies are investigated by applying non-ideal integrators, as 
their main building blocks are delayless and delayed integrators. The non-idealities are applied 
to the Simulink model by generating random values for g and α. The random parameters g and α  lie between −1 + 𝑒	 		 1 + 𝑒  where e has a white distribution between a chosen 
percentage. 
In Figure 76 the non-ideal 2nd-order SP CI-FBFF topology is given. In Figure 77 and Figure 
78, SNR plots of non-ideal 2nd-order SP CI-FBFF topology are given when 10% gain errors 
and 10% leakage errors are applied.  
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a)𝒈𝟏 applied       b)	𝒈𝟐 applied   
Figure 77: SNR vs Gain Error, 2nd-order CI-FBFF Topology, Elliptical NTF, Centre Frequency =0.1, 
BW=0.02, PBA= 1 dB, SBA= 80 dB, OSR=16 
 
 
a)𝜶𝟏 applied       b)	𝜶𝟐 applied   
Figure 78: SNR vs Leakage Error, 2nd-order CI-FBFF Topology, Butterworth NTF, Centre Frequency 
=0.1, BW=0.02, OSR=16 
The 10% error causes a maximum of 4 dB SNR variations for an OSR of 16. In the mean time, 
the stability is preserved. If higher OSR values are employed, the tolerable error percentage 
decreases because of the in-band noise-shaping degradation.  
Various simulations showed that SP CI-FBFF topologies are quite sensitive to integrator non-
idealities especially for orders above second. This is due to the fact that non-ideal integrators 
cause both pole and zero displacements. Therefore, both g and α may lead to poor SNR and/or 
unstable modulator. In Table 11, tolerable gain and leakage error percentages are summarized 
depending on the numerous simulations. These values are concluded such that the modulators 
do not become unstable and provide 4-8 dBs of SNR and 3-9 dBs DR variations. 
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Table 11: Tolerable Error Percentage for SP CI-FBFF Topology 
Order Error Percentage 
2nd 5	% 
4th 1 % 
6th 0.1 % 
8th  	0.1	% 
In Section 3.7, the coefficient analysis of the CI-FBFF topologies was given. In this analysis it 
was depicted that the coefficients of the CI-FBFF topology incredibly increases for centre 
frequencies above 0.25. This is caused by the cascaded nature of the topology. Hence 
cascaded integrators accumulate signals at the internal nodes, the feedback and feedforward 
coefficients will need to increase to balance this accumulation.  This situation results in extra 
sensitivity to non-idealities for centre frequencies above 0.25. In other words, any attempt to 
impair the ideal behaviour of the topology causes significant variations for pole zero locations. 
Therefore the CI-FBFF modulators can easily become unstable for centre frequencies above 
0.25. Once again, the CI-FBFF topology is not suitable for centre frequencies above 0.25. 
Moreover, 4th- and 6th-orders of the SP CI-FBFF topology is quite sensitive to non-ideal 
behaviours of the integrators. As seen in Table 11, they tolerate only up to 0.1% of errors 
without going into the unstable region. 
Non-Ideal Resonator: The transfer function of a non-ideal resonator is given in (52) where g 
is the gain error, 𝛼 and 𝛽 are the leakage errors. Note that β causes the centre frequency to 
shift whilst α results in a finite gain at the resonant frequency. 
HID,non−id z( ) =
gz−1
1+βK1z−1 +αz−2     
(52)
 
The behavioural simulation model of a non-ideal resonator is depicted in Figure 79.  
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Figure 79: Simulink Model of Non-Ideal Resonator 
Non-ideal SP CR-RFB Topologies All orders of SP CR-RFB topologies are investigated with 
non-ideal resonators.  The non-ideal 2nd-order SP CR-RFB topology is shown in Figure 80. 
 
Figure 80: Non-Ideal 2nd-order SP CR-RFB Topology 
Conversely to the CI-FBFF topologies, the CR-RFB topologies are quite immune to non-
idealities from DC to Nyquist. Although the resonators are cascaded, the local feedbacks 
prevent signal accumulation therefore keeping the coefficients within a suitable interval for 
different centre frequencies. Once again, in Table 12 tolerable percentage errors are listed. 
These values have been arrived at to provide 4-8 dBs of SNR and 3-9 dBs DR variations as 
well as ensuring modulator stability. 
Table 12: Tolerable Error Percentage for SP CR-RFB Topology 
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Moreover, the resonant centre-frequency and resonant gain are formed directly by 𝛼 and 𝛽 
respectively. The gain error g only affects the pole locations. So, as long as the poles do not 
cause instability, the gain error does not affect the output response much as shown in Figure 
81. 
 
a) Ideal case  b) 10% gain error applied 
Figure 81: Output Plots, 6th-order SP CR-RFB Topology, Inverse Chebyshev Filter 
Adder Non-Idealities: The node-equation technique shares the samples of each node. 
Therefore, the resulting TI topologies do not require integrator/resonator blocks. Instead 
resonators and integrators are distributed over the channels just like the samples. The TI 
topologies only use delayless and delayed adders to perform integration and resonation 
operations.  
The TI topologies are investigated using the non-ideal adder model given in (53). Note that a 
double delayer adder is depicted in Figure 82. Using a delayed or delayless adder does not 
change the defined errors; 𝑎C and 𝑎U. 
Outadder,non−id z( ) = a1z−1In1 + a2z−1In2    (53) 
 
 
Figure 82: Simulink Model of Non-Ideal Adder 
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Non-ideal TI Topologies: The TI topologies’ tolerances to non-idealites are listed in Table 
13-Table 16. Once again, these values have been evaluated such that the modulators provide 
4-8 dBs of SNR and 3-9 dBs DR variations ensuring modulator stability. 
Table 13: Tolerable Error Percentage for 2P CI-FBFF Topology 




8th  3%	 
 
Table 14: Tolerable Error Percentage for 4P CI-FBFF Topology 




8th   0.5	%	 
As seen, the TI CI-FBFF topologies are more immune to non-idealities when compared to 
their SP counterparts. This is because of the cross-connected structure of the TI topologies. 
These non-idealities do not affect the resonant frequency and/or centre frequency directly as is 
the case with SP topologies. The non-ideal adders inherently create tones and white noise 
therefore mitigating the in-band NTF degradation.  
 
Table 15: Tolerable Error Percentage for 2P CR-RFB Topology 




8th  2%	 
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Table 16: Tolerable Error Percentage for 4P CR-RFB Topology 




8th   1%	 
However, as will be discussed in Section 3.11.3, the mismatches among channels may create 
strong tones. These tones are called aliasing tones and tend to appear at frequencies 2πi/M 
where i = 1, 2,···M − 1 due to the imperfect cancellation of the downsampling images. They 
may cause instability or they can be folded back into the signal-band degrading the SNR and 
DR performance of the modulator.  
  
a) Ideal Case Output   b) 4% Random Adder Non-Idealities are Applied 
Figure 83: Aliasing Tones, 6th-order 4P CR-RFB Topology, Chebyshev Filter 
3.11 Quantization Tones 
The tonality sources are already defined in Section 2.6.4. The frequency and amplitude of idle 
channel tones and limit cycle tones are hard to predict. However, there is another source of 
tonality seriously influencing the performance of VBP Σ−Δ modulators, i.e. the quantization 
tones. Basically the quantization of a sinusoid creates tones whose amplitudes and frequencies 
can be mathematically determined. Since the VBP Σ−Δ modulators are excited by single 
sinusoids, these tones may become observable in some cases. In this section, these tones are 
investigated for one-bit quantizers. 
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The truth is that D/A VBP Σ−Δ modulators are more likely to produce these tones since the 
finite wordlength also quantizes the signal. The quantization-tone performance of the D/A 
VBP Σ−Δ modulators is discussed in Section 4.3. 
The quantizaton tones can be modelled using the sawtooth quantization noise model. 
However, since the quantization noise is highly input signal dependent, the actual power of 
these tones may become extremely difficult to predict. As a result, a mathematical model is 
developed for the tones that are caused by the quantization of the sinusoids. This mathematical 
model is developed for SP VBP Σ−Δ modulators and further extended for the TI VBP Σ−Δ 
modulators.  
3.11.1 Sawtooth Quantization Noise Model, One-bit Quantizer, Single Sinusoid 
The first step of the sawtooth quantization noise model is to use the additive noise model as 
already shown in the Section 2.1. 
The second step is to define this additive quantization noise as an input signal dependent 
function. To have a better understanding of this theory, the simulated quantization noise of a 
sampled-sinusoid for a 1-bit quantizer is shown in Figure 84. In Figure 84-b the quantization 
noise clearly converges to a sawtooth signal with a frequency of 2𝜈u multiplied by a sinusoidal 
signal with a frequency of 𝜈u, where 𝜈u is the input signal frequency.  
 
a)        b) 
Figure 84: Quantization Noise of a Sinusoid for a 1-bit Quantizer, A=0.9  
a) Input to the Quantizer, Output of the Quantizer and the Quantization Noise b)The Quantization Noise 
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Before getting into the mathematical analysis it must be mentioned that a mathematical model 
for the triangle wave is also built and compared with the simulation results and a decision is 
made that the sawtooth error model gives closer amplitude and frequency estimation. 
The quantization noise is modelled accordingly in (54) where 𝑆𝑊 𝑛  represents the reverse 
sawtooth function. 
Qerr n[ ] = SW n[ ]Asin sin 2π νcn( )!" #$     (54) 
An ideal sawtooth wave function can be written as the sum of sinusoids with integer multiples 
of the fundamental frequency which is 2𝜈u in this case.  




sin 2π 2νck( )n"# $%
kk=1
∞
∑    
(55) 
The amplitudes are set such that the multiplication of two signals’ amplitudes equal to ΔQ. 
This is due to the fact that, if the sinusoidal signal sample value is zero, the quantizer will map 
it to the ΔQ value. Moreover, the amplitude values given in (56) are determined after extensive 
simulations and comparisons of the provided mathematical model to the quantization noise 
obtained by simulations.  




ΔQ − A−ε2( )    
(56)
 
The trigonometric identity in (57) should be kept in mind to calculate the overall quantization 
noise in (60). 
A1 sin a( )A2 sin b( ) = A1A22 cos a− b( )− cos a+ b( )( )    
(57)
 ∆Q  is the quantization step size and 𝐴 is the input amplitude. Also, εC  and εU  are the input 
amplitude dependent errors that are assumed to have a white distribution over [−∆Q	∆Q ]. 
However, in this case they are assumed to be negligible and are approximated to zero for ease 
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of calculation. Depending on the input signal, a statistical approximation can be made. In 
addition, it is assumed that there is no overload of the quantizer. 
Qerr n[ ] =
Asw



















Since the one-bit quantizer is examined; ΔQ = 1; 
Qerr n[ ] =
AswAsin
2 sin 2πνcn[ ]−
AswAsin
2π −1( )













Qerr n[ ] =
1
2 sin 2πνcn[ ]−
1
2π −1( )















Hence, the sawtooth signal is multiplied by a sinusoid, the process of calculating the 
quantization noise signal is similar to double-sided AM modulation. It is well known that, if a 
sinusoidal signal with a frequency of fC  is AM-modulated by another sinusoid with a 
frequency of 𝑓U , the resulting tones will be at (𝑓U − 𝑓C)  and (𝑓U + 𝑓C) . Since 𝑓C =2𝑓u, 4𝑓u, 6𝑓u …  and 𝑓U = 𝑓u , the resulting tones will be at [… (6−1)𝑓u, (4−1)𝑓u, 2 −1 𝑓u, 	𝑓u, 2 + 1 𝑓u, 4 + 1 𝑓u, 6 + 1 𝑓u …]. 
This mathematical model in (59) has given some knowledge to estimate the frequencies and 
amplitudes of the tones. In order to visualize the derived mathematical model, an example of 
the sawtooth quantization noise model is given below. A sinusoid with a normalized frequency 
of 0.12, given in (61), is directly applied to a 1-bit quantizer. This results in a quantization 
noise of (62). The simulation results are given in Figure 85 for two different input amplitudes. 
The output plots of the quantization noise validate the proposed mathematical model. The 
quantization noise harmonics of a sinusoid are not input amplitude dependent. It should be 
remembered that tones beyond 0.5 are folded back and added to the already existing tones 
within the range of [0, 0.5] as their frequency is mapped to 𝜈T- 𝜈T + 0.5 . The operator 𝑥  
represents the largest integer less than or equal to 𝑥  and 𝜈T is the normalized frequency of 
the signal. 
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Sinput = Asin 2π 0.12( )n!" #$     (61) 
Qerr n[ ] =
1


















The simulated and mathematical results are compared in Figure 85-Figure 86. It should be 
noted that only fundamental harmonic amplitude is misleading as the sawtooth error model 
calculates the fundamental signal amplitude using fixed value of 0.5. However, the 
fundamental harmonic’s frequency is actually where the input signal frequency is. So there is 
no point in calculating it correctly. On the other hand, other harmonics of the quantization 
noise is calculated such that the maximum difference occurring between the calculated and 
simulated harmonics is 5 dBs. 
 
Figure 85: Simulated Results for Quantization Noise of a Sinusoid, 𝝂𝒄 = 𝟎. 𝟏𝟐 
 
 
Figure 86: Calculated Results for Quantization Noise of a Sinusoid, 𝝂𝒄 = 𝟎. 𝟏𝟐 
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The sawtooth quantization noise model can be summed up as follows:  
1. The expected high tones in a Σ−Δ modulator resulting from the quantization of a 
sinusoid, not the limit cycle tones, can be calculated in terms of their frequency and 
amplitude. 
2. The quantization harmonics are not input-amplitude dependent but are dependent on 
the quantization step. Only the fundamental harmonic’s amplitude is determined by the 
input signal and cannot be calculated by the developed mathematical model. 
3. These tones can be whitened by dithering, especially for multi-level quantizers. Due to 
their smaller ∆Qs, multi-bit quantizers result in lower amplitude tones when compared 
to the 1-bit quantizer as expected.  
4. At some particular frequencies such as 0.25, 0.125, 0.375…etc dithering may not work 
sufficiently for all the tones. This is because harmonics of the sawtooth signal are 
mapped and added to each other at the same frequencies resulting in higher amplitude 
tones as depicted in Figure 87.  
On the other hand, utilizing a variable centre frequency exhibit more but smaller 
amplitude tones that can be reduced sufficiently when dithering is employed. This 
makes the proposed VBP Σ−Δ modulator topologies more attractive compared with 
their mid-band counterparts. 
  
a) Simulated     b) Calculated 
Figure 87: Quantization Noise of a Sinusoid	𝝂𝒄 = 𝟎. 𝟑𝟕𝟓 
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5. Input frequencies, whose frequencies are irrational, result in a higher number of tones 
since the harmonics of the sawtooth signal are not folded back to the same frequencies. 
Therefore, the resulting quantization tones have lower amplitudes as shown in Figure 
88b. This is due to the fact that irrational frequency tones are mapped close to each 
other and may not be sufficiently suppressed within the signal-band, thus resulting in 
significant SNR reduction.  
  
a) Time Domain     b) Frequency Domain 
Figure 88: Simulated Quantization Noise of a Sinusoid, 𝝂𝒄 = 𝟎. 𝟏𝟕 
Moreover, the presented mathematical model becomes less accurate when the input 
frequency is irrational. This is due to the fact that, the estimated sawtooth signal is 
deterioted when the input signal has an irrational frequency as depicted in Figure 88a. 
Strong in-band tones are still presented with the sawtooth quantization noise model 
although tones close to DC and Nyquist amplitude values are quite different from the 
simulation results. Yet their frequencies are calculated precisely as seen in Figure 89.  
 
Figure 89: Calculated Quantization Noise of a Sinusoid, 𝝂𝒄 = 𝟎. 𝟏𝟕 
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6. The presented quantization noise mathematical model can be extended to any input 
signal that can be decomposed to a Fourier series. Every single harmonic should be 
treated as a single input to the quantizer and the resulting quantization noise will be a 
sum of the individually calculated quantization noise. 
3.11.2 SP VBP Σ−Δ Modulators Excited by Single Sinusoids 
This section presents some output plots for the designed SP VBP Σ−Δ modulator topologies. 
These Σ−Δ modulators are excited by single sinusoids to characterise and evaluate the effects 
of quantization tones. Since A/D VBP Σ−Δ modulators work in the discrete analog domain, 
the only source of quantization tones is the quantizer. Note that in the digital domain the finite 
wordlength of each path causes the quantization tones as will investigated in Section 4.3.  
In A/D modulators, a sampled sinusoid is firstly filtered by the STF and then quantized. The 
quantization tones are shaped by the NTF hence they pass through the feedback path. 
Depending on extensive simulations, observations and calculations, it can be concluded that 
the frequencies of expected quantization tones of a VBP Σ−Δ modulators can be calculated 
whereas the amplitude of these tones depend on the NTF and STF of the modulator. 
Moreover, dithering may whiten some of the harmonics. 
In Figure 90a, the output plot of a 4th-order SP-FBFF topology is depicted where the out-of 
band quantization tones are observed. The in-band tones are mostly suppressed by the NTF. In 
Figure 90b, the dither noise amplitude is increased to randomise the strong in-band tones at the 
expense of increased noise floor. Despite this, the second and third harmonics of the 
developed mathematical model are still present. 
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a) Dither Amplitude = 0.005   b) Dither Amplitude = 0.05 
Figure 90: Output Plot, SP CI-FBFF 4th-order, Butterworth NTF, Centre Frequency = 0.11, BW=0.02 
In Figure 91, a centre frequency of 0.375 is chosen and applied to the CR-RFB 8th-order 
topology. Although a 6th-order NTF is employed, the only occurring harmonic cannot be 
diminished. Since it is way out of the signal band, it does not cause any performance 
degradation. 
 
Figure 91: Output Plot, SP CR-RFB 6th-order, Elliptical NTF, Centre Frequency = 0.375, BW=0.04 
3.11.3 TI VBP Σ−Δ Modulators Excited by Single Sinusoids 
The TI topologies are likely to produce quantization tones due to the downsampling operation. 
In addition, if mismatches occur, these tones are not cancelled by the upsamplers. If 
downsampler’s mathematical model is recalled;  
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Due to the frequency scaling property given in (64), the quantization noise of a sinusoid is 
recalculated in (65) for a P-path TI structure.  
 














Qerr,Downsample n[ ] =
1
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These tones are shaped by the NTF and thereafter pass through the upsamplers. Harmonics 
will be attenuated and folded back to the signal band by the upsamplers. If the upsampler’s 
mathematical model is recalled and combined with the frequency scaling property of Fourier 
analysis, the expression given in (69) is obtained where P is the path number.  
The sawtooth quantization noise mathematical model given in (69) is developed for a single 
downsampled and upsampled sinusoidal signal that is directly applied to a quantizer. As a 
result, each path of the TI topologies produce the resulting tones as they are all stimulated by 
downsampled sinosidal signals. Note that, the amplitude of the quantization tones are shaped 
by the overall NTF for a TI Σ-∆ modulators. Therefore, the amplitudes in (69) are replaced by 
B and C representing the NTF shaped amplitudes.. 
Xu e jω( ) = X e jωU( )      (66)
 











     
(67)
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(69)
 
The quantization tones seen in the SP topologies are also observed in TI topologies. Yet the 
shifted copies of these tones are also observed. More importantly, they are folded back into the 
signal band and can cause in-band tones. Another fundamental problem is that the strongest 
quantization harmonic will not occur at the input frequency where the NTF zeros are placed. 
Therefore, of course depending on the input frequency, some very strong tones can be 
observed within the signal band. Specifically the odd-path numbered TI topologies may 
produce odd frequency multiples that cannot be mapped onto each other but rather harmonics 
are distributed over the frequency band. Hence this is the main reason to design even-path 
numbered TI topologies. 
The output plots of some TI topologies are given below where the quantization tones can be 
clearly observed whereas in their SP counterparts these tones do not occur. This basic 
phenomenon has not been mentioned in any previous publications to the best knowledge of the 
author. In [92] these tones are observed and referred to as limit-cycle tones caused by the path 
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mismatches. However, it is proved that these tones can be observed even for the ideal-case 
simulations.  
 
Figure 92: Output Plot, 2P and SP CI-FBFF 4th-order, Chebyshev NTF, Centre Frequency = 0.23, 
BW=0.02 
 
Figure 93: Output Plot, SP and 8P CR-RFB 8th-order, Inverse-Chebyshev NTF, Centre Frequency = 0.42, 
BW=0.002 
3.12 Conclusion  
This chapter constitutes the backbone of the overall thesis. Firstly, the motivations to build up 
A/D VBP Σ-∆ modulators are detailed whilst inspecting the conventional receiver 
architectures; superheterodyne and homodyne receivers. It is shown that VBP Σ-∆ modulators 
are promising for future technologies as they eliminate the mixer and passive circuitry. 
Moreover, they provide flexibility hence making it easier to build tunable architectures. 
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A generalized NTF of a VBP Σ-∆ modulator was developed from filter principles. By utilizing 
the given NTF and mapping it to an appropriate Σ-∆ modulator topology, a generalized SP 
VBP Σ-∆ modulator could be constructed. However, the high OSR requirements of Σ-∆ 
modulation technique needed to be compensated. So, the node-equation method was 
introduced and applied to VBP Σ-∆ modulators. The node-equation method is an easy-to-apply 
mathematical technique. Moreover, it is not coefficient-dependent like the polyphase 
decomposition technique. It simplifies the process of designing and building generalized TI 
VBP Σ-∆ modulators. Finally, a step-by-step design technique to construct generalized TI 
VBP Σ-∆ modulators was provided and supported with an example as presented in Section 
3.3.6. 
Generalized 2-path and 4-path TI VBP Σ-∆ modulators of 2nd-, 4th-, 6th- and 8th-orders were 
developed using this design technique. Two different loop-filter topologies were selected to 
map the NTF. The CI-FBFF utilizes the integrators whereas the CR-RFB utilizes the 
resonators as their building blocks. Therefore their ideal and non-ideal simulation results give 
different responses.  
These two generalized topologies are evaluated in terms of their coefficients, stability, SNR 
and DR performance as well as immunity to non-idealites. It is concluded that the CI-FBFF 
topology is not suitable to implement for frequencies above 0.25 because of its very large 
feedback and feedforward coefficients. However, the CR-RFB topology’s feedback and 
feedforward coefficients are within a realizable interval. Thereby, the CR-RFB topology 
provides good resolution and is suitable for implementation for any centre frequency. 
On the other hand, the non-ideality simulations revealed that the node-equation technique and 
resulting TI topologies are quite immune to non-idealities. They can provide their resolution 
and stability up to the given percentage errors listed in Table 13-Table 16. This is the result of 
their cross-connected architectures. The resonant behaviour of the overall TI structure is not 
determined by individual adders. All adders contribute to the NTF zeros and poles’ locations. 
Hence, the presence of a highly non-ideal adder can be compensated by other adders. 
Therefore another advantage of building TI topologies has been established. 
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Finally, the quantization tones that are produced by a quantizer that is excited by a single 
sinusoid were mathematically modelled. The developed mathematical model uses the 
sawtooth error model and extends it to calculate the amplitude and frequency of these tones. 
The simulation tones and calculated tones were compared and the findings of this model were 
listed in Section 3.11. The SP topologies and the TI topologies are investigated in terms of 
their quantization tones. It has shown that the TI topologies were more likely to produce the 
quantization tones. 
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Chapter 4. D/A TI VBP Σ-∆ Modulators 
D/A Σ-∆ modulators are basically digital data processors, in which a multi-bit digital data 
stream is converted to coarse digital data. By doing so, the actual DAC circuitry saves 
hardware, area and power [93], [94]. In this chapter, one-bit D/A Σ-∆ modulators are 
investigated. Hence the required DAC circuitry is represented by a comparator that maps the 
one-bit data to a positive or negative supply voltage [95], [96]. Moreover the expensive 
trimming and/or calibration circuit is excluded [97], [98]. The block diagram of the intended 
D/A converter scheme is given in Figure 94. 
 
Figure 94: D/A Converter Block Diagram 
The interpolation filter mainly accommodates the signal rate to the desired oversampling-ratio 
and suppresses the spectral images. Then the VBP Σ-∆ modulator converts the N-bit digital 
data to one-bit digital data. Thereafter the DAC, in other words the comparator, produces the 
analog signal. This signal is either band-pass or low-pass filtered regarding its-band.  
The subject of interest in this study is the single-bit VBP Σ-∆ modulators in which the analog 
design challenges still exist such as high OSR, BW limitation, stability and tonality. Therefore 
generalized D/A VBP Σ-∆ modulators are designed and implemented that are capable of 
achieveing noise shaping at any desired center frequency and bandwidth with a choice of filter 
types: Butterworth, Chebyshev, Inverse-Chebyshev and Elliptical. As mentioned, these NTFs 
ensure stability whilst giving the ability to control the bandwidth, pass-band and stop-band 
attenuations. This in return helps to tune the Σ-∆ modulator to the desired signal band without 
the need for extra filter blocks. 
Once again the node-equation method is applied to the designed SP topologies in order to 
overcome the high OSR requirement.  
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The key feature of the VBP Σ-∆ modulator topologies built in this section is that they use 
delay elements as their main building blocks rather than integrators. Integrators are especially 
advantageous in A/D Σ-∆ modulators for two reasons. First of all; they are easy to build using 
switched capacitor circuits. Secondly, they supress high frequency noise, therefore resulting in 
more stable circuits. However, they cause signal accumulation through the internal nodes. The 
accumulation in the internal path increases the overall hardware of the digital 
implementations. This is due to the fact that the accumulated internal path requires an 
increased number of bits. In addition, the pitched analog signals do not occur in digital 
circuits, thus making integrators less attractive. Delay blocks not only prevent signal 
accumulation but are also easy to build in digital circuits requiring less power and area. 
In this section; two fundamental Σ-∆ modulator topologies, ErrorFeedback (EF) and 
OutputFeedback (OF), are built in MATLAB, implemented in VHDL and synthesized on the 
Xilinx® SpartanTM-3 Development Kit. The step taken further is that the hardware 
consumption of the OF topology is significantly decreased as will be covered in Section 4.2.1. 
4.1 Output Feedback and Error Feedback Topologies 
The block diagrams of the EF and the OF topologies are illustrated in Figure 95 and Figure 96 
respectively.  
 
Figure 95: The OF Topology 
 
 
Figure 96: The EF Topology 
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The NTFs and the STFs of both topologies are given in (70)-(73) where 𝐻 𝑧  is the transfer 
function of the loop-filter. Note that the NTFs and the STFs are calculated using the white-
noise approximation. 
STFOF z( ) =
H z( )
1+H z( )      
(70) 
STFEF z( ) =1       (71) 
NTFOF z( ) =
1
1+H z( )      
(72) 
NTFEF z( ) =1−H z( )      (73) 
The EF topology filters the quantization noise, i.e. the quantization noise. The quantization 
noise is obtained by subtracting the quantization input from its output in  the block diagram. 
However in the implementation, the quantization and subtraction operations are performed by 
the truncation of the quantizer’s input signal. The MSB is the output of the Σ-∆ modulator and 
the remaning LSBs are fedback to the loop-filter. That is why in EF topologies, the 
quantization noise is usually referred to as the truncation error. In addition, the EF topology 
has another advantage when implemented digitally; it does not cause any signal corruption due 
to its unity STF. 
On the other hand, the OF topology is generally chosen in analog implementations, since 
analog non-idealities of the loop-filter are not directly added to the input as in the EF 
topology. However, this study reveals that for a digital VBP Σ-∆ modulator implementation, 
the OF topology is more beneficial when implementation limitations such as internal data-path 
number and propagation delays arise. 
4.2 Loop-Filter Design 
The NTF is chosen to provide generalized Σ-∆ modulators that can accomplish noise shaping 
from DC to Nyquist for various filter types such as Butterworth, Chebyshev, Inverse-
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Chebyshev and Elliptical. The generalized transfer function of an L°±-order generalized Band 
Stop (BS) NTF is given in (74). 
NTFgen z( ) =
1− 2bkz−1 + z−2( )k=1L/2∏
1+ a1z−1 ++ aL−1z−L+1 + z−L
   (74) 
As given in (74), the numerator is an 𝐿-order resonator in which 𝑏H determines the resonant 
frequency. The 4th-order resonator transfer function is calculated in (75) and (76). 
Hres,4th z( ) = 1− 2b1z−1 + z−2( ) 1− 2b2z−1 + z−2( )    (75) 
Hres,4th z( ) = 1− 2 b1 + b2( ) z−1 + 1+ 4b1b2( ) z−2 − 2 b1 + b2( ) z−3 + z−4( )  (76) 
It can be clearly seen in (76) that the second and fourth coefficients of a 4th-order resonator 
transfer function are symmetrical. Moreover, the fifth coefficient is unity. To simplify the 
equation, the coefficients of (76) are renamed as in (77). The transfer function of an 𝐿-order 
resonator is given in (78).  
Hres,4th z( ) = 1+ c2z−1 + c3z−2 + c2z−3 + z−4( )     (77) 
Hres,Lth z( ) = 1+ c2z−1 + c3z−2 ++ c(L/2)+1z− L/2−1( ) ++ c3z−(L−2) + c2z−(L−1) + z−L( )  (78) 
To sum up, the 𝐿  and the 18  coefficients of an 𝐿 -order resonator are unity and the 
remaining coefficients are symmetrically equal. This symmetry can be very useful in the 
design of the loop-filter since it eliminates half of the multiplication blocks. The NTFs of the 
OF and EF topologies are given in (72) and (73) respectively. The NTFs are re-calculated in 
(79) and (80), where the transfer functions of the loop-filters are replaced by 𝑛𝑢𝑚p 𝑑𝑒𝑛p. 
NTFOF z( ) =
1
1+ numH denH
NTFOF z( ) =
denH
denH + numH
    (79) 
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NTFEF z( ) =1− numH denH
NTFEF z( ) =
denH − numH
denH
    (80) 
(79) reveals that the denominator of the loop-filter directly determines the numerator of the NTF·¸. To take the advantage of the symmetrical numerator of the NTF, a loop-filter must be 
designed such that the denominator coefficients are individually determined by the loop-
filter’s coefficients. 
4.2.1 FBFF TDA Loop-filter 
In Figure 97, the FeedBack and FeedForward (FBFF) Time Delay and Accumulate (TDA) 
topology, commonly known as the Direct Form-1 IIR filter topology is shown. With properly 
chosen coefficients, both EF and OF topologies can perform Butterworth, Chebyshev, Inverse-
Chebyshev and Elliptical filters. Thus these topologies provide flexibility by enabling 
designers to specify the centre frequency, signal bandwidth as well as the passband and 
stopband attenuation parameters. 
 
Figure 97: 4th-order FBFF TDA Loop-filter 
The key point of the designed FBFF TDA topology is that the delay blocks are distributed 
between adders and multipliers to prevent long combinational delays and to balance the 
registering [99]. These delayers even the in-coming signal timings to each adder block. As 
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long as the multiplication operations are performed within a clock interval there is no path 
delay for the loop-filter. 
The transfer function of the FBFF TDA loop-filter is given in (81). The symbolic NTF 
formulae of the OF and EF topologies are calculated in (82) and (83) respectively. 
H z( ) = K1z
−1 +K2z−2 +K3z−3 +K4z−4
1+ L1z−1 + L2z−2 + L3z−3 + L4z−4
   
(81)
 
NTFOF z( ) =
1+ L1z−1 + L2z−2 + L3z−3 + L4z−4




NTFEF z( ) =
1+ L1 −K1( ) z−1 + L2 −K2( ) z−2 + L3 −K3( ) z−3 + L4 −K4( ) z−4
1+ L1z−1 + L2z−2 + L3z−3 + L4z−4
 
(83)
 For a 4th-order SP Σ-∆ modulator there are supposed to be 4 feedback multiplications for the 
OF topology. But using the FBFF TDA loop-filter results in only 2 feedback multiplications. 
Note that in (82), the numerator of the 𝑁𝑇𝐹m  is determined directly by the feedback 
coefficients. Since the numerator of an NTF of a VBP Σ-∆ modulator is composed of 
resonators as analysed in Section 4.2.1. 	𝐿¹ is unity and 𝐿C equals to 𝐿º.The designed 4th-order 
2P OF Σ-∆ modulator topology saves 4 multiplication blocks and the 4P OF Σ-∆ modulator 
saves 8 multiplication blocks. To generalize this rule; an L°± order P-Path OF Σ-∆ modulator 
utilizing the FBFF TDA loop-filter saves 𝑃×𝐿 2 multiplication blocks. 
The 4th-order SP OF and EF topologies are depicted in Figure 99. Their 2P and 4P 
counterparts are also built using the node-equation method and illustrated in Figure 100 and 
Figure 101 respectively. 
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Figure 98: SP 4th-order OF Topology 
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Figure 101: 2P 4th-order EF Topology 
4.2.2 Particular Frequencies 
Although significant savings have been achieved in the feedback multiplication blocks of the 
OF topology, there are some particular frequencies at which designers can even save more. 
These particular normalized frequencies and their corresponding feedback coefficients are 
listed in Table 17 for the OF topology. When 𝜈 = 1/6 and 𝜈 = 1/3, the multiplication blocks 
that perform the LC and Lº multiplications are replaced with a shifter. When 𝜈 = 1/4, there 
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𝑳𝟏 𝑳𝟐 𝑳𝟑 𝑳𝟒 
1/6 −2.0009 = ~-2 3.0009 = ~3 −2.0009 = ~-2 1 
1/4     0    2     0 1 
1/3 −2.0009 = ~-2 3.0009 = ~3 −2.0009 = ~-2 1 
4.3 Quantization Tones 
In Section 3.11 the quantization tones of a single-bit quantizer were mathematically modeled 
for a single sinusoidal input signal. In Sections 3.11.2 and 3.11.3 this mathematical model was 
evaluated for SP and multi-path VBP Σ-∆ modulators respectively. The main findings of this 
analyses were that the expected tone frequencies could be determined if the input signal 
frequency were known. The amplitude of these tones depends on the loop-filter, order of the 
Σ-∆ modulators as well as the frequency of the input signal. However, dither can be used to 
reduce these tones, but this will be at the expense of an increased noise level. 
For the D/A VBP Σ-∆ modulators these characteristics are still applicable. However, D/A VBP 
Σ-∆ modulators tend to be more tonal. The finite wordlength also behaves as a quantization 
operation as it truncates the input signal and internal signals. Therefore quantization tones 
need to be investigated.  
The finite wordlength effect is generally referred to as truncation noise. In [100], [101], finite 
wordlength errors are assummed to be uniformly distributed, white and uncorrelated. They are 
added to the existing path whenever a truncation occurs. This assumption serves quite well for 
internal path, as they are added up together and/or multiplied to each other. Moreover, if the 
finite worlength effect is thought to be a quantization operation, these internal quantizers are 
not excited by a single sinusoid. Therefore the quantization noise converges to white noise. In 
this sense, D/A VBP Σ−Δ modulators tend to have an increased noise floor level when 
compared to their A/D counterparts. Moreover, for the TI topologies where the number of 
multipliers and adders is increased, the overall noise floor is increased as well when compared 
to their SP counterparts. In addition, the finite wordlength of coefficients cause NTF shaping 
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degradation. The elevated noise floor and degraded noise-shaping can be seen in Figure 102 
and Figure 103.  
 
a) Ideal Case      b) 15-bits Fractional Wordlength 
Figure 102: Zoomed Output Plots, D/A 2P 6th-order Elliptical NTF, OF Topology, Centre Frequency = 0.2, 
BW = 0.01, SBA = 1 dB, PBA = 60 dB 
  
a) Ideal Case      b) 15-bits Fractional Wordlength 
Figure 103: Zoomed Output Plots, D/A 2P 6th-order Elliptical NTF, EF Topology, Centre Frequency = 0.2, 
BW = 0.01, SBA = 1 dB, PBA = 60 dB 
The white noise produced by the finite wordlength of the coefficients diminishes the discrete 
quantization tones caused by the quantizer. 
Note that the EF and OF topologies result in different responses when non-ideal behaviours, 
finite wordlengths of input signal and coefficients, are applied. The finite wordlength effect on 
the overall performance of the EF and OF topologies is examined in Section 4.5.1. 
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Another source of quantization tones is the finite wordlength input signal itself. The 
mathematical model given in (65) can be recalled and modified for an N-bit fractional finite 
wordlength acting as a quantizer. If an N-bit fractional resolution is chosen, M equals to 2JT.  
























































































  (84) 
The input signal wordlength is chosen to be 16 bits (1-bit for the sign and 15-bits for the 
decimal part). The resulting quantization tones are displayed in Figure 104. As clearly seen, 
the resulting quantization tones have quite low amplitudes and can easily be masked by the 
overall quantization noise produced within the modulator and shaped by the NTF. Note that 
these tones act as input signals to the Σ−Δ modulator and are shaped by the STF. Yet again, 
the visible tones at the output are produced by the one-bit quantizer.  
 
Figure 104: Finite Wordlength Input Signal and Its Quantization Tones, Freq.=0.27, Amplitude = 0.5, 15-
bit Fractional Resolution 
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4.4 Behavioural Level Simulations 
The 2nd-, 4th- and 6th-order D/A VBP Σ-∆ modulators are built using the FBFF TDA loop-filter 
for both the EF and OF topologies. Moreoever their 2P and 4P TI counterparts are designed 
using the node equation method. These structures are shown in Appendix C and Appendix D. 
4.4.1 Coefficient Comparison 
The OF and EF topologies’ feedback and feedforward coefficients have comparable 
amplitudes for a chosen filter type and filter specifications. This is due to the fact that the 
delayers do not produce any accumulation, hence the feedback and feedforward coefficients 
are solely dependent on the filter coefficients as given in (82) and (83).  
The relationship between these coefficients versus the normalised centre frequency is 
illustrated Figure 105. Similarly, the relationship between these coefficients versus the 
normalised bandwidth is shown in Figure 106. The order of the magnitude as well as the 
actual values of these coefficients can be implemented with relative ease 
 
 
a) The EF Topology 
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b) The OF Topology 
Figure 105: Feedback and Feedforward Coefficients versus Centre Frequency, Elliptical NTF, PBA= 2dB, 
SBA = 60dB 
 
 
a) The EF Topology 
 
 
b) The OF Topology 
Figure 106: Feedback and Feedforward Coefficients versus Bandwidth Elliptical NTF, PBA= 2dB, SBA = 
60dB 
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4.4.2 Filtering Performance and Comparison 
Behavioural level simulations are performed for the ideal case where finite wordlength is only 
applied to the input signal. As expected, the behavioural level simulations results are highly 
similar to the A/D behavioural level simulations given in Section 3.4. To demonstrate some 
examples, the output plots of some D/A VBP Σ-∆ modulators for different path numbers and 
orders are illustrated in Figure 107-Figure 109. The quantization tones can be clearly observed 
for these ideal case simulations especially for the TI topologies. 
 
 
Figure 107: 2nd- Order SP OF Topology, Butterworth NTF, Centre Frequency = 0.35, BW=0.01 
 
Figure 108: 4th- Order 2P EF Topology, Chebyshev NTF, Centre Frequency = 0.35, BW=0.01, PBA=1 dB 
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Figure 109: 6th- Order 4P 0F Topology, Inverse Chebyshev NTF, Centre Frequency = 0.1, BW=0.01, 
SBA=60 dB 
In Figure 110, the SNR plots for different orders and path numbers are shown. The Inverse-
Chebyshev filter yields the highest SNR due to the distribution of its NTF zeros across the 
entire signal band region. 
 
Figure 110: SNR Plot, 6th-order EF Topology 
4.5 Implementation 
The designed 4th-order digital VBP Σ−Δ modulators are implemented in VHDL and 
synthesized on the Xilinx® SpartanTM-3 Development Kit. The universal clock of the 
Xilinx® SpartanTM-3 Development Kit is 66 MHz. Hence, the resulting clock frequencies are 
33MHz and 16.5MHz for the 2P and 4P modulators’ individual paths respectively. In Table 
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18, the chosen parameters for the designed modulators are listed. The resulting feedforward 
and feedback coefficients are given in Table 19 and Table 20. 
 
Table 18: Chosen Design Parameters 
Design Specs. Butterworth Chebyshev Inv. Chebyshev Elliptical 
Centre-Frequency 0.2 0.2 0.2 0.2 
Bandwidth 0.02 0.02 0.004 0.02 
PBA - 1 dB - 1 dB 
SBA - - 60 dB 80 dB 
 
Table 19: Resulting Feedforward Coefficients 






























































Table 20: Resulting Feedback Coefficients 





























































Fixed-point arithmetic is chosen and the circuits are excited by a 16-bit single sinusoidal input 
signal. A one-bit quantizer is employed and the output data of the VBP Σ−Δ modulators are 
saved in the RAM. Thereafter, the data is read via RS232 connection and processed in Matlab. 
No decimation filter is built in the FPGA; instead the decimation filter is applied within the 
Matlab routines. The experimental set-up is shown in Figure 111. 
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Figure 111: Experimental Set-up 
Dither is used to randomize the tonal response of the Σ-∆ modulators. A 16-bit Fibonacci 
Linear Feedback Shift Register (LFSR) is built because of its relatively white output spectrum. 
As depicted in Figure 112, -70dB of white noise is obtained for normalized frequencies above 
0.055.  
 
Figure 112: LFSR Output Plot 
4.5.1 Fixed Point Arithmetic 
Finite wordlengths are applied to coefficients by rounding. Simulations are iteratively repeated 
to determine the optimum wordlength in order to acquire loop-filters with suitable noise-
shaping characteristics. The fractional resolution is chosen to be 16-bits. Note that the decimal 
part of the number is represented by extra bits such as sD.15-bits where s is the sign bit, D is 
FPGA Spartan3 Development Kit
JTAG Programmer
Serial Connection
to Take the Output
Data
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the number of the decimal bits and the 15-bits represent the fractional part of the number. As 
seen in Figure 113, the use of 15-bits of fractional resolution provides very comparable results 
with the ideal case for both the EF and OF topologies. 
 
Figure 113: SNR Plot, 4th-order SP Σ−Δ modulators, Butterworth NTF, Centre Frequency = 0.2,  
BW =0.02, OSR = 64 
4.5.2 Design Bottleneck 
In the design of any digital circuits, the multipliers require quite large areas and lead to long 
propagation delays. Therefore, any attempt to discard or minimize the multiplication blocks 
will end up in faster Σ-∆ modulators. Substantial savings from the feedback multipliers have 
already been achieved for the OF topology. This is accomplished with the proper design of the 
loop-filter such that the numerator of the NTF is only feedback coefficient dependent.  
On the other hand, the SNR of the Σ-∆ modulator highly depends on the in-band noise that is 
suppressed by the NTF numerator. At the system level, it is obvious that the feedforward 
coefficients, 𝐾As, do not affect the resonant performance of the NTF of the OF topology. They 
only affect the location of the poles. If their wordlengths are reduced to a number where the 
poles remain within the unit-circle, namely in the stable region, the feedforward multipliers 
will result in faster circuits. However for the EF topology both the feedback and feedforward 
coefficients determine the zeros. Therefore any attempt to further reduce the wordlength of the 
feedback and/or feedforward coefficients leads to poor SNR as depicted in Figure 114. 
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Figure 114: SNR Plot versus Feedforward Coefficient Resolution, EF Topology, 4th-order SP Σ−Δ 
modulator Butterworth NTF, Centre Frequency = 0.2, BW =0.02 OSR = 64 
Again, iterative simulations are performed to decide the resolution of these coefficients for the 
OF topology. After all, it is observed that 8-bits of resolution for the feedforward coefficients 
of the OF topology gives fairly good results. Simulations revealed that fractional resolution 
below 7-bits may cause strong in-band tones and can lead up to instability even if the poles are 
still in the stable region. The relationships between the SNR and feedforward coefficients for 
different multi-path topologies are given in Figure 115-Figure 118. In Figure 115-Figure 118 
SNR versus feedforward coefficient resolution plot is shown. 
 
Figure 115: SNR Plot versus Feedforward Coefficient Resolution, OF Topology, 4th-order SP Σ−Δ 
modulator Butterworth NTF, Centre Frequency = 0.2, BW =0.02 OSR = 64 
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Figure 116: SNR Plot versus Feedforward Coefficient Resolution, OF Topology, 4th-order 2P Σ−Δ 
Modulator, Chebyshev NTF, Centre Frequency = 0.2, BW =0.02, PBA = 1 dB OSR = 64 
 
 
Figure 117: SNR Plot versus Feedforward Coefficient Resolution, OF Topology, 4th-order 4P Σ−Δ 
Modulator, Inverse-Chebyshev NTF, Centre Frequency = 0.2, BW =0.02, SBA = 80 dB OSR = 64 
In Figure 118 and Figure 119, the pole zero locations are shown for the ideal case and for 
various resolution values. The zeros of the OF topology are not affected by the 𝐾A𝑠 whereas 
the poles clearly change their locations specifically for fractional resolution values below 7-
bits. Moreover, one of the poles moves out of the unit-circle and may cause instability. This 
depends on the size of the shift outside the unit-circle as the modulator stability depends on the 
overall closed-loop transfer function. 
In Figure 120, the pole-zero patterns of the EF topology to the various fractional resolution 
values is seen, again for the feedforward coefficients. As expected the feedforward 
coefficients alter the locations of the poles and zeros. It should be noted that if the chosen filter 
specifications are changed, the resolution of the feedback and feedforward coefficients needs 
to be reinvestigated. 
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Figure 118: Pole Zero Map, Ideal Case, 4th-order SP Σ−Δ modulator Chebyshev NTF,  
Centre Frequency = 0.2, BW =0.02, PBA = 1dB 
  
a) 15-bits Fractional Resolution   b) 7-bits Fractional Resolution 
 
c) 5-bits Fractional Resolution 
Figure 119: Pole Zero Map for Various Resolution Values of Feedforward Coefficients (𝑲𝒔), OF Topology, 
Chebyshev NTF, Centre Frequency = 0.2, BW =0.02, PBA = 1dB 
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a) 15-bits Fractional Resolution   b) 7-bits Fractional Resolution 
 
b) 5-bits Fractional Resolution 
Figure 120: Pole Zero Map for Various Resolution Values of Feedforward Coefficients (𝑲𝒔), EF Topology, 
Chebyshev NTF, Centre Frequency = 0.2, BW =0.02, PBA = 1dB 
The Spartan-3 family has a dedicated array of 18x18 multipliers. Reducing the wordlength of 
the coefficients unfortunately does not affect the performance of the overall topology. Because 
the coefficients are actually inputs to the multipliers and they allocate the 18x18 multiplier 
blocks. Therefore the effects of reduced wordlength coefficients on the overall propagation 
delay and hardware reduction cannot be observed. A slight increase in speed may be achieved 
since the MSBs of the multipliers are not in calculation, as the MSBs require the longest 
calculation delay in a multiplier. Nevertheless, the universal clock frequencies of the Spartan-3 
are fixed and the multiplier outputs are registered at every clock cycle. Therefore, the circuit 
speed cannot be improved in the VHDL implementations. The advantage of reduced 
wordlengths of the feedforward coefficients would be a huge benefit when it comes to 
integrated circuit implementations. 
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4.5.3 Implementation Results 
The implementation results not only verify the node-equation method, but also support the 
behavioural-level analysis of the designed modulators. The output plots for some of the 
circuits are shown in Figure 121 and Figure 122. This data is saved in RAM and read through 
the RS232. The time-domain output data is processed within the MATLAB routines and its 
frequency spectrum is obtained. 
 
    a)2P      b)4P  
Figure 121: The OF Topology, Butterworth Loop-Filter 
 
 
    a)SP      b)4P  
Figure 122: The EF Topology, Chebyshev Loop-Filter 
As clearly observed, the 4P topologies have deeper notches in comparison to their SP and 2P 
counterparts. Obviously, the 2P topologies’ notches are deeper when compared to their SP 
counterparts. This is due to the relaxed path frequencies. All the multipliers and adders of the 
TI topologies are clocked with a lower clock frequency; hence the propagation delay does not 
affect the circuit performance. However, for the SP-topologies, the propagation delay causes 
data-loss therefore degrading the noise-shaping performance. 
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Moreover, the provided mathematical model of the quantization tones for the TI topologies 
clearly works. Generally, the 4P topologies are more likely to produce these quantization 
tones. 
In Table 21 and Table 22, the behavioural-level simulations and implementation results for the 
SNR values are compared. These tables are for an overall OSR of 64. Note that for the 2-path 
topologies, the individual path OSR is 32 and for the 4-topologies the individual path OSR is 
16.  
Table 21: Simulated SNRs, Behavioural Results 
Loop-Filter Topology SP 2-Path 4-Path 
Butterworth OF-16 bits 















Chebyshev OF-16 bits 















Inv. Chebyshev OF-16 bits 















Elliptical OF-16 bits 

















Table 22: Measured SNRs, Behavioural Results 
Loop-Filter Topology SP 2-Path 4-Path 
Butterworth OF-16 bits 
OF- 8 bits 
EF-16 bits 
 
 41 dB 
 45 dB 










Chebyshev OF-16 bits 















Inv. Chebyshev OF-16 bits 















Elliptical OF-16 bits 















Another substantial finding from the implementation results is that the Inverse-Chebyshev 
filter causes low-quality notches for the EF topology as depicted in Figure 123-Figure 125. As 
seen, the out-of band noise level matches well with the OF topology. However the in-band 
noise floor is elevated. It is attributed to the aggressive nature of the designed Inverse-
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Chebyshev filter. The Inverse-Chebyshev NTF is designed for a bandwidth of 0.04 to acquire 
high resolution. As it has the narrowest bandwidth when compared to the other filters, the 
finite wordlength deteriorates its resonant frequencies more than the other filters.  
It should be reminded that the finite wordlength of feedback and feedforward coefficients of 
the EF topology have a combined effect on the resonant frequency. While the OF topology’s 
resonant frequencies are independent of its feedforward coefficients’ resolution. As seen from 
Figure 123 - Figure 125, 4P and 2P topologies result in deeper notch for the OF topology 
compared to their SP counterparts due to the relaxed internal clocks. However, the finite 
wordlength of the feedback and feedforward coefficients of the EF topology impairs all SP, 2P 
and 4P topologies’ resonant behaviour of the EF topology. Once again, it is shown that the 
designed OF topology is more appropriate to implement VBP Σ−Δ modulators. 
 
a)EF      b)OF 
Figure 123:Output Plots of the SP topology for Inverse- Chebyshev Loop-Filter 
 
a)EF      b)OF 
Figure 124:Output Plots of the 2P topology for Inverse- Chebyshev Loop-Filter 
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a)EF      b)OF 
Figure 125:Output Plots of the 4P topology for Inverse- Chebyshev Loop-Filter 
4.6 Hardware Complexity of the D/A VBP Σ−Δ Modulators 
In Section 3.4, the hardware complexity of the A/D VBP Σ−Δ modulators is discussed 
comparing the topologies and the implementation techniques. The general rule is that the TI 
topologies utilize 𝑃x𝑁@  adders and 𝑃x𝑁Av  multipliers where 𝑁@  is the number of the 
adders and 𝑁Av is the number of the multipliers of the SP counterpart of the TI topology. It 
was also mentioned in Section 3.4 that designers could save all of the 𝑃x𝑁@ adders if the TI 
topology is implemented using current-mode circuits for A/D VBP Σ−Δ modulators. However 
in digital world this advice does not apply. Therefore, the OF and EF topologies are 
investigated to save coefficients as well as the wordlength of the coefficients of the D/A VBP 
Σ−Δ modulators.  
To summarize the outcomes of hardware reduction of the D/A VBP Σ−Δ modulators, using the 
FBFF TDA loop-filter the OF topology saves 𝑃x𝐿/2 feedback coefficients where L is the 
order of the modulator. Moreover, depending on the NTF coefficients’ values feedforward 
coefficients’ resolution can be reduced by simulations. For detailed explanations please go to 
Sections 4.2.1, 4.2.2 and 4.5.2. 
In Table 23 and Table 24 the allocated FPGA sources are listed for the 4th-order OF and EF 
topologies. As expected, the utilized LUTs and flip-flop slices are around the same range. This 
is due to the fact that, both topologies employ the same loop-filter structure and their 
coefficients do not exceed 18-bits of resolution. However, the OF topology uses 4x𝐿/2 less 
multipliers when compared to the EF topology. 
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Table 23: The Allocated FPGA Sources for The EF Topologies 
 FPGA Sources Butterworth Chebyshev Inverse 
Chebyshev Elliptical 
SP 
# Slice Flip Flops 
# LUTs 
# Multipliers 18x18 
87 / 40,960 ~ 1% 
168 / 40,960 ~ 1% 
8 / 40 = 20% 
87 / 40,960 ~ 1% 
168 / 40,960 ~ 1% 
8 / 40 = 20% 
124 / 40,960 ~ 1% 
175 / 40,960 ~ 1% 
8 / 40 = 20% 
86 / 40,960 ~ 1% 
164 / 40,960 ~ 1% 
8 / 40 = 20% 
2P  
# Slice Flip Flops 
# LUTs 
# Multipliers 18x18 
234 / 40,960 ~ 1% 
501 / 40,960 ~ 1% 
16/ 40 = 40% 
232 / 40,960 ~ 1% 
499 / 40,960 ~ 1% 
16/ 40 = 40% 
247 / 40,960 ~ 1% 
666 / 40,960 ~ 1% 
16/ 40 = 40% 
215 / 40,960 ~ 1% 
448 / 40,960 ~ 1% 
16/ 40 = 40% 
4P 
# Slice Flip Flops 
# LUTs 
# Multipliers 18x18 
278 / 40,960 ~ 1% 
833 / 40,960 ~ 2% 
32/ 40 = 80% 
276 / 40,960 ~ 1% 
831 / 40,960 ~ 2% 
32/ 40 = 80% 
294 / 40,960 ~ 1% 
2501 / 40,960 ~ 6% 
32/ 40 = 80% 
276 / 40,960 ~ 1% 
831 / 40,960 ~ 2% 
32/ 40 = 80% 
 
 
Table 24: The Allocated FPGA Sources for The OF Topologies 
 FPGA Sources Butterworth Chebyshev Inverse 
Chebyshev Elliptical 
SP 
# Slice Flip Flops 
# LUTs 
# Multipliers 18x18 
107 / 40,960 ~ 1% 
156 / 40,960 ~ 1% 
6 / 40 = 15% 
99 / 40,960 ~ 1% 
140 / 40,960 ~ 1% 
6 / 40 = 15% 
149 / 40,960 ~ 1% 
198 / 40,960 ~ 1% 
6 / 40 = 15% 
101 / 40,960 ~ 1% 
147 / 40,960 ~ 1% 
6 / 40 = 15% 
2P  
# Slice Flip Flops 
# LUTs 
# Multipliers 18x18 
215 / 40,960 ~ 1% 
448 / 40,960 ~ 1% 
12/ 40 = 30% 
213 / 40,960 ~ 1% 
446 / 40,960 ~ 1% 
12 / 40 = 30% 
213 / 40,960 ~ 1% 
446 / 40,960 ~ 1% 
12/ 40 = 30% 
215 / 40,960 ~ 1% 
448 / 40,960 ~ 1% 
16/ 40 = 30% 
4P 
# Slice Flip Flops 
# LUTs 
# Multipliers 18x18 
259 / 40,960 ~ 1% 
725 / 40,960 ~ 1% 
24/ 40 = 60% 
257 / 40,960 ~ 1% 
723 / 40,960 ~ 1% 
24 / 40 = 60% 
284 / 40,960 ~ 1% 
994 / 40,960 ~ 2% 
24/ 40 = 60% 
257 / 40,960 ~ 1% 
723 / 40,960 ~ 1% 
24 / 40 = 60% 
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4.7 A Tunable and Reconfigurable D/A VBP Σ−Δ Modulator 
A second-order tunable and reconfigurable D/A VBP Σ−Δ modulator is designed and 
implemented. The topology is highly flexible providing a set of choices for designers. In 
Figure 126, the block diagram of the designed modulator is given. Basically it is a second 
order 2P OF topology and is built using the developed design methodology in Section 3.3.6. 
 
Figure 126: 2nd-order Tunable and Reconfigurable D/A VBP Σ−Δ modulator  
By programming the switches, the topology can either operate as a SP VBP Σ−Δ modulator or 
as a 2P TI VBP Σ−Δ modulator. If the red route is selected, the topology is a SP VBP Σ−Δ 
modulator, whereas if the blue route is selected, the topology is a 2P VBP Σ−Δ modulator. The 
configurability of the SP and 2P options makes the circuit suitable for multi-band systems. For 
instance, if a narrow-band operation is required the user can select the SP option hence saving 
power. On the other hand, the 2P option can double the conversion band without doubling the 
clock frequency therefore enabling relatively wider band signal conversion. It should be noted 
that both SP and 2P options perform the same symbolic NTF given in (85). 
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NTFflex z( ) =
1+ L1z−1 + z−2
1+ K1 + L1( ) z−1 + K2 + L2( ) z−2    
(85)
 
As mentioned earlier, the node-equation method shares the data samples between the 
subsequent and/or adjacent channels. Hence, the required delayers are reduced by half for a 2P 
design. The switches in the configurable topology basically determine which path utilizes the 
delayers. It should be noted that, in Simulink the sample time is set internally for each block. 
However when implemented in VHDL, the clock frequencies of the cross-connected delayers 
and the LFSR block are also determined by switches. Since the circuit is implemented on 
Xilinx® SpartanTM-3 Development Kit, the universal clock frequency of 66 MHz is applied 
to the SP topology. When the 2P option is activated, each internal path is clocked at 33 MHz 
resulting in an overall clock frequency of 66 MHz. If more clock options are available within 
the overall system, the designer can implement them as needed by using multiplexers [102]. 
At the present, clock glitches due to switches are not an issue. This is because the Σ−Δ 
modulator resets itself, if an on-going path-mode is changed. If the modulator does not reset 
but continues to operate when the path-mode is changed, stability issues may occur. This is 
due to the fact that the D/A Σ−Δ modulators’ stability is highly affected by the initial 
conditions [103]. Moreover, the transient response of the newly selected path-topology will be 
influenced by the steady state response of the formerly operating path-topology. The state-
space equations need to be analysed if path selection is needed without reseting the circuit.  
The NTF given in (85) is applied to Butterworth coefficients. The normalised bandwidth of 
the NTF is selected to be 0.02. The centre frequency is swept between [0.03-0.47] with a 0.01 
step size. This results in 45 different centre frequencies, hence 45 different filter coefficients. 
The fractional resolution of the coefficients is chosen to be 15-bits. These filter coefficients 𝐾C, 𝐾U and 𝐿C are saved in a look up table in VHDL. At the moment the designer can select 
the centre-frequency from this look up table and synthesize the circuit. However, for future 
work the Σ−Δ modulator can calculate the coefficients itself as the Butterworth function can 
be solved by VHDL coding. This in return will enable the user to enter the centre-frequency 
and bandwidth of the modulator from a chosen peripheral. 
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To sum-up, the user can select the path-mode and centre-frequency of the Σ−Δ modulator 
modulator by external signals that can be determined by peripherals. At the moment, these 
control signals are attained internally within the VHDL code as the output data is being saved 
in the RAM. Therefore for a chosen path-mode and centre frequency, the circuit is synthesized 
on the board. The output data is saved in the RAM and read through RS232. The read output 
data is processed by MATLAB routines. The resulting output plots of the second-order tunable 
and reconfigurable D/A Σ−Δ modulator for different centre frequencies are depicted in Figure 
127 and Figure 128. The outputs are obtained when the Σ−Δ modulators are excited by zero 
input. The limit cycle tones observed at 0.2 and 0.4 result from the repetitive output responses 
of Σ−Δ modulators as they are being excited by a steady input. DC inputs tend to produce limit 
cycle tones since the Σ−Δ modulators are actually finite-state machines. 
  
 
Figure 127: Output Plots for Different Centre Frequencies, SP Topology is Activated 




















































































Figure 128: Output Plots for Different Centre Frequencies, 2P Topology is Activated 
In conclusion a flexible, tunable and reconfigurable topology is designed and implemented. 
This circuit supports the main theme of this thesis which involved the design, evaluation and 
implementation of generalized TI VBP Σ−Δ modulators. Moreover, the inherent flexibility of 
the topology made it possible for designers to utilise different types of filters in order to 
maintain stable outputs for a wide range of centre frequencies. 
4.8 Conclusion 
The node equation method was applied in this chapter to the design and implement of D/A 
VBP Σ−Δ modulators that can accomplish noise-shaping for any centre frequency and 
bandwidth. 
Two fundamental Σ-∆ modulator topologies are discussed. Contrary to the LP Σ-∆ modulator 
applications, it is shown that the OF topology is well suited for BP Σ-∆ modulators due to the 
BS NTF resonant behaviour. The OF topology not only discards some of the feedback 
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multipliers of the loop-filter but also works relatively well with lower resolution of the 
feedforward coefficients. 
In addition, the developed mathematical model for quantization tones produced in A/D VBP 
Σ−Δ modulators is further extended to the D/A VBP Σ−Δ modulators. Since these topologies’ 
input signal is also quantized, tones caused by the input-amplitude’s finite wordlength are 
investigated. It is concluded that the resulting tones are masked by the NTF therefore they do 
not cause any stability and/or SNR deterioration. In the meantime, the internal path finite 
wordlength is also examined. Rather than causing distinct tones at the output spectrum, 
internal path truncation causes increased noise floor or noise-shaping degradation. The 
recursive nature of Σ−Δ modulators whitens the expected distinct quantization tones as they 
are being added up and multiplied to each other. 
The 2nd-, 4th- and 6th-order of SP, 2P and 4P generalized D/A VBP Σ−Δ modulators are 
designed for the OF and EF topologies. These structures are capable of employing 
Butterworth, Chebyshev, Inverse-Chebyshev and Elliptical filters. The filter performances and 
resulting SNR values are also discussed. Once again, detailed behavioural-level simulations 
show that Inverse-Chebyshev filters provide the highest SNR values. 
The 4th-order SP, 2P and 4P topologies are implemented on the Xilinx® SpartanTM-3 
Development Kit. The output plots of these circuits and the behavioural-level design 
simulations are compared. However, it is observed that the EF topology does not support high 
SNR values when Inverse-Chebyshev filters are employed.  
A second order tunable and reconfigurable VBP Σ−Δ modulator is designed and implemented. 
The topology can operate either on a SP mode or a 2-path mode enabling multi-band operation 
through the same D/A converter. Moreover the designer can select 45 different centre-
frequencies each being placed with a step size of 0.01 to each other and within a normalised 
frequency range of [0.03 0.47]. This design supports the idea of highly flexible and tunable 
VBP Σ−Δ modulators are realisable. To the best knowledge of the author, this is the first 
reconfigurable TI topology reported in the open literature.  
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Chapter 5. Graphical User Interface 
A user-friendly design tool created in the MATLAB/Simulink environment has been 
developed to accelerate the design, analysis and evaluation of single-stage and TI VBP Σ-∆ 
modulators. 
Σ-∆ modulators’ mathematical analysis depends on white-noise assumption and extensive 
simulations examine the stability. Hence, from the designer perspective, it is very handy to 
have a toolbox or GUI for the intended work. A toolbox or GUI helps users to design a wide 
range of TI VBP Σ-∆ modulators. It helps them to evaluate these modulators and make fairly 
swift comparisons. The GUI also motivates the users in the area who do not have any 
expertise of code writing.  
There are various design tools in the literature focusing on different problems. In [104], the 
pole-zero optimization of LP modulator’s NTF is applied to obtain stable Σ-∆ modulators that 
are capable to produce higher SNRs. In [105], LP and bandpass Σ-∆ modulators’ behavioural 
level analysis are combined in a single GUI. In [106], a toolbox is constructed to speed up the 
design of continuous-time bandpass Σ-∆ modulators. 
In this study, a novel GUI is built where the designed A/D and D/A SP and TI VBP Σ-∆ 
modulators’ Simulink models cooperate with the Matlab simulation codes. This GUI is the 
first example of its kind as it enables users to study not only SP but also 2-path and 4path TI 
structures. The user can select conversion type, topology, loop-filter type, order, path number 
and OSR to plot the output frequency and SNR responses. The GUI is constructed using 
Matlab R2010b 64-bit. 
5.1 Installation 
Since the GUI is built in a Matlab environment there is no need to install an application to the 
computer. The provided “VBP SDMs” folder should be copied somewhere in the computer, 
preferably to the root directory as it is faster for Matlab to compute. The folder’s size is 2.6 
MB.  
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Thereafter the “GUI_VBP.fig” file should be executed with Matlab GUIDE. This can be done 
easily by following the steps listed below. 
1. Open Matlab. 
2. Open the directory of the folder in Matlab. 
3. Double click on “GUI_VBP.fig”. 
 
Or simply right click on “GUI_VBP.fig” and select Open in Matlab. The GUI menu should be 
seen on screen as depicted in Figure 129. 
 
 
Figure 129: GUI Menu  
5.2 The Menu Bar 
The menu is designed to be as basic as possible. The user selects the conversion type by 
‘Select the conversion’ bar in the first place. If the ‘Analog to Digital’ conversion is selected, 
the GUI simulates the CR-RFB topologies only for the ideal-case. If the ‘Digital to Analog’ 
conversion is selected, the GUI can simulate both the EF and OF topologies for 15-bits of 
fractional resolution.  
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Figure 130: Selecting the Conversion 
Thereafter, the loop-filter needs to be selected from the options: Butterworth, Chebyshev, 
Inverse-Chebyshev and Elliptical. Once the order and path number are also chosen, the GUI is 
able to decide on the overall structure. 
 
     
Figure 131: Selecting the Specifications 
There are four editable text boxes within the GUI where the user can input data and determine 
the NTF centre frequency, bandwidth and pass-band/stop-band attenuation parameters. The 
GUI calculates the filter coefficients depending on these data. 
The GUI performs two operations. It can plot the output response in the frequency domain or 
the SNR versus input amplitude response of the selected modulator. If the SNR plot is 
selected, the user must choose an OSR within the specified values of 8, 16, 32, 64,128 and 
256.  
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Figure 132: Selecting the Specifications 
If all the inputs are provided for the GUI the ‘EXECUTE’ push button functions properly. 
Otherwise an error message appears on the screen saying ‘You must enter all required inputs’ 
as shown in Figure 133. Note that the Matlab Command Window also produces an error 
summary as the GUI does not function properly in the case of a missing input. 
 
 
Figure 133: Error Message 
5.3 Outputs 
The output spectrum is plotted within a frequency interval of [0 0.5]. If A/D conversion is 
chosen, the input amplitude equals to 0.5 and the dithering amplitude equals to 0.05. The ‘Plot 
the Output Spectrum’ simulation takes around 15 seconds of running time. The selected 
topology’s Simulink model opens during simulation and it closes when the simulation is 
completed. In this way the user can also confirm that the chosen topology is being simulated.  
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If the user wishes to display the determined coefficients of the selected topology, this can be 
done by simply using the ‘display (variable)’ command of MATLAB. For instance, to display 
the 𝐾C coefficient, the user needs to write ‘display (K1)’ on the command window. 
The Simulink blocks’ names are generated such as: 
 ‘Conversion_TI.Path_Topology_Order.mdl’.  
Refer to  
Table 25 for all Simulink blocks’ names. Moreover, one of the GUI output plot is given in 
Figure 134. Note that the title of the plot is set such that the selected conversion, topology, 
order and filter are defined. 
 
Figure 134: GUI Output Plot 
The SNR calculation takes around 40 minutes of running time. Depending on the order and 
topology, the simulation time varies. The generation of the SNR plot takes considerably more 
time when compared to the production of the output spectrum. This is due to the fact that the 
SNR values are calculated individually for 48 input amplitude values. Therefore the DR of the 
modulator, maximum and minimum achievable SNR values are depicted in a single plot. In 
Figure 135, an SNR plot is given. Again the title of the plot is set such that the selected 
conversion, topology, order and filter are defined. 
























Digital to Analog, 4th order, The Error Feedback Topology, 1−Path, Chebyshev NTF
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Figure 135: GUI SNR Plot 
Table 25: Simulink Blocks' Names 
Simulink Block Name Conversion Path Topology Order 
DAC_SP_OF_2nd.mdl D/A SP OF 2 
DAC_SP_OF_4th.mdl D/A SP OF 4 
DAC_SP_OF_6th.mdl D/A SP OF 6 
DAC_SP_EF_2nd.mdl D/A SP EF 2 
DAC_SP_EF_4th.mdl D/A SP EF 4 
DAC_SP_EF_6th.mdl D/A SP EF 6 
AD_SP_RESFB_2nd.mdl A/D SP CR-RFB 2 
AD_SP_RESFB_4th.mdl A/D SP CR-RFB 4 
AD_SP_RESFB_4th.mdl A/D SP CR-RFB 6 
DAC_TI2_OF_2nd.mdl D/A 2P OF 2 
DAC_TI2_OF_4th.mdl D/A 2P OF 4 
DAC_TI2_OF_6th.mdl D/A 2P OF 6 
DAC_TI2_EF_2nd.mdl D/A 2P EF 2 
DAC_TI2_EF_4th.mdl D/A 2P EF 4 
DAC_TI2_EF_6th.mdl D/A 2P EF 6 
AD_TI2_RESFB_2nd.mdl A/D 2P CR-RFB 2 
AD_TI2_RESFB_4th.mdl A/D 2P CR-RFB 4 
AD_TI2_RESFB_4th.mdl A/D 2P CR-RFB 6 














Analog to Digital, 4th order, 2−Path, Elliptical NTF
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DAC_TI4_OF_2nd.mdl D/A 4P OF 2 
DAC_ TI4_OF_4th.mdl D/A 4P OF 4 
DAC_ TI4_OF_6th.mdl D/A 4P OF 6 
DAC_ TI4_EF_2nd.mdl D/A 4P EF 2 
DAC_ TI4_EF_4th.mdl D/A 4P EF 4 
DAC_ TI4_EF_6th.mdl D/A 4P EF 6 
AD_ TI4_RESFB_2nd.mdl A/D 4P CR-RFB 2 
AD_ TI4_RESFB_4th.mdl A/D 4P CR-RFB 4 
AD_ TI4_RESFB_4th.mdl A/D 4P CR-RFB 6 
5.4 Programmer Guide 
This section covers some of the basics of the GUI’s software hence providing an opportunity 
to the programmers to further develop the GUI and/or to build up their own simulation 
environment. 
The GUI is formed from several subprograms. The main body of the GUI is the ‘GUI.VBP.m’ 
file where all the input data are collected, the related loop-filter transfer function is calculated 
and the output is plotted. Moreover, if there is any missing input data or invalid input values, 
the error messages are produced in this file. The ‘GUI.VBP.m’ file has its own comments 
inside the programmers guide, such that they have better understanding of the variable names 
and control flags. 
Loop-filter Transfer Function Calculation: The noise transfer function is calculated by 
Matlab using the input data. The NTF calculation is performed regardless of the selected 
topology. The given codes below are for the four different NTFs.  
 
%Butterworth NTF 
[num, den] = butter(order, [freq1, freq2], 'stop');  
%Chebyshev NTF 
[num, den] = cheby1(order, PBA, [freq1, freq2], 'stop'); 
%Inverse-Chebyshev NTF 
[num, den] = cheby2(order, SBA, [freq1, freq2], 'stop'); 
%Elliptical NTF 
[num, den] = ellip(order, PBA, SBA, [freq1, freq2], 'stop'); 
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Once the NTF is obtained, it is normalized for causality of the loop-filter. Thereafter the loop-
filter’s transfer function is calculated accordingly. Since the CR-RFB topology is also an OF 
structure, there are two different loop-filter transfer functions regardless of the conversion 
selection. The loop-filter transfer function is calculated using the AWGN model and resulting 
equations are given in (87) and (89). 
NTFOF z( ) =
1
1+ LFOF z( )
     (86) 
LFOF z( ) =








NTFEF z( ) =1− LFEF z( )      (88) 
LFEF z( )=1− NTFEF z( ) = denNTF − numNTFdenNTF




The Matlab functions to calculate the loop-filter transfer function are listed in Table 26. 
 
Table 26: Functions for Loop-filter Transfer Function Calculation 
Function File Corresponding Operation 
butter_BP_Hz.m Butterworth, the EF topology’s loop-filter 
cheb_BP_Hz.m Chebyshev, the EF topology’s loop-filter 
cheb2_BP_Hz.m Inverse-Chebyshev, the EF topology’s loop-filter 
ellip_BP_Hz.m Elliptical, the EF topology’s loop-filter 
butter_BP_LF.m Butterworth, the OF topology’s loop-filter 
cheb_BP_LF.m Chebyshev, the OF topology’s loop-filter 
cheb2_BP_LF.m Inverse-Chebyshev, the OF topology’s loop-filter 
ellip_BP_LF.m Elliptical, the OF topology’s loop-filter 
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det_block.m : This function returns the selected Simulink block’s name. The block name is 
not global, so the user cannot display it on the command window. However, as mentioned 
earlier, the selected topology is opened during simulation and is closed before the plot appears. 
det_variables.m: The input and dither amplitude values for the output spectrum plot and 
fractional wordlength of the D/A modulators’ coefficients are set by this function. If the 
programmer is interested in investigating the finite wordlength effect of the D/A modulator 
blocks or the modulators’ responses to different input and dither amplitudes, the variables 
inside this function need to be changed. Variable names are listed in Table 27. Note that dither 
noise amplitude only affects the A/D modulators’ performance since a LFSR block with fixed 
amplitude of output noise is employed for the D/A modulators as covered in Section 4.5. To 
understand the fixed-point arithmetic used for the D/A modulators go to Section 4.5.1. 
Table 27: Variable Names Used in det_variables.m 
Variable Name Corresponding Datum 
INPUT Input signal’s amplitude 
KDit Dither Noise amplitude  
R Input signal’s fractional wordlength 
RK Feedforward Coefficients’ fractional wordlength 
RL Feedback Coefficients’ fractional wordlength 
 
det_coef.m: This function does not return any value. All the coefficients are calculated within 
this function and are set to be global for the Simulink blocks to use, Hence the user can 
display them on the command window. This function calls nine different functions. Those are 
responsible for calculating the individual topology’s coefficients. These functions are listed in 
Table 28. Note that the employed coefficient equations are given in appendices and calculated 
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Table 28: Functions called by det_coef.m 
Function Name Corresponding Operation 
ad_resfb_2nd_coef.m A/D, 2nd-order, the CR-RFB Topology coefficients’ calculation 
ad_resfb_4th_coef.m A/D, 4th-order, the CR-RFB Topology coefficients’ calculation 
ad_resfb_6th_coef.m A/D, 6th-order, the CR-RFB Topology coefficients’ calculation 
dac_OF_2nd_coef.m D/A, 2nd-order, the OF Topology coefficients’ calculation 
dac_OF_4th_coef.m D/A, 4th-order, the OF Topology coefficients’ calculation 
dac_OF_6th_coef.m D/A, 6th-order, the OF Topology coefficients’ calculation 
dac_EF_2nd_coef.m D/A, 2nd-order, the EF Topology coefficients’ calculation 
dac_EF_4th_coef.m D/A, 4th-order, the EF Topology coefficients’ calculation 
dac_EF_6th_coef.m D/A, 6th-order, the EF Topology coefficients’ calculation 
PlotOut.m: This function is called if the ‘Plot the Output Spectrum’ operation is chosen. 
Basically the function simulates the chosen Simulink block. A Hanning window is applied to 
the time-domain output data for 2U  FFT points. The negative frequency of the output 
spectrum is excluded and the remaining positive frequency output spectrum is plotted on the 
screen. The comments within the function provide easy-to-follow explanations for the 
programmers. 
SNRplot.m: This function is called if the ‘Plot the SNR’ operation is chosen. First of all, the 
function calculates the noise floor within the signal-band by simply applying zero-input to the 
selected modulator. The noise floor is then averaged around the input signal’s frequency for a 
very narrow band; around 0.0012. Thereafter the iterative simulations start. 
 
a) Zero-Input Response    b) The in-band Noise To Be Averaged 
Figure 136: Average Noise Calculation Plots 
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Iterative Simulations of SNR Values:  
1. The input amplitude is increased in every iteration. The selected input amplitude interval is 
[0.00001 1.2]. This interval covers the DR of the all modulators. 
2. The input and output signals’ spectrums are calculated in every iteration. Once again, a 
Hanning window for 2U FFT points is employed.  
3. The averaged noise floor obtained with zero-input signal is replaced with the input signal. 
Finally, the overall in-band noise is calculated according to the chosen OSR and path-number. 
 
Figure 137: Clearing The Input Signal 
4. The SNR value is calculated since the in-band noise and signal amplitude values are known. 
Once iterations are completed, the SNR array is put through another process where the 
negative SNR values are excluded hence providing the user to observe the positive SNR 
values versus input signal amplitude plot. In this way it is easy to distinguish the overall DR 
value as well.  
set_title.m: This function returns the title of the plot where the selected conversion type, 
topology, order and the filter are written. 
5.5 Conclusion 
As a final product of the overall work, 27 topologies are wrapped up in a single GUI 
environment. The GUI enables the users to specify the centre frequency, bandwidth, pass-
band/ stop-band attenuation parameters as well as the OSR value for a selected topology. The 
GUI combines 1857 lines of code to operate in the same environment. 
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The GUI serves the purpose of this thesis, as it enables the analysis of VBP Σ−Δ modulators 
for any centre frequency and bandwidth. It does not require any detailed knowledge of Σ−Δ 
modulators therefore enabling the beginners to simulate VBP Σ−Δ modulators. It also helps 
users to further their understanding of the TI VBP Σ−Δ modulators. In addition, for those who 
are willing to develop their own simulation routines and/or GUI environment, it has a well-
structured code that is composed of sub-functions.  
This GUI is a unique environment for the analysis of VBP Σ−Δ modulators. Moreover it is 
promising that the GUI itself can be extended to a toolbox where the user can employ different 
functions to form their own models and codes.  
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Chapter 6. CONCLUDING REMARKS and RECOMMENDATIONS FOR FUTURE 
WORK 
In this work, single-path and multi-path VBP Σ−Δ modulators are studied. The main 
motivation of the thesis was to design, evaluate and implement generalized TI VBP Σ−Δ 
modulators that can accomplish noise-shaping for a chosen design specifications such as the 
centre frequency, bandwidth, pass-band and stop-band attenuations. These generalized TI 
VBP Σ−Δ modulators have the ability to provide flexible structures where multi-band and/or 
multi-frequency systems can achieve data conversion through a single A/D and/or D/A 
converter. Moreover, their capacity to perform noise-shaping at the required centre frequency 
eliminates the passive circuitry of the conventional superheterodyne and homodyne receivers 
that use LP and BP Σ−Δ modulators. Excluding the passive circuitry such as mixers and filters 
makes it possible for the receiver to be integrated to the overall system at a higher level. 
The study resulted in four publications listed below. 
[1] I. Kalafat Kızılkaya, M. Al-Janabi, and I. Kale, “Design and Evaluation of Time-
Interleaved Variable Center-Frequency Sigma-Delta Modulators,” DSP 2013, Greece, July 
2013 
[2] I. Kalafat Kızılkaya, M. Al-Janabi, and I. Kale, “Novel time-interleaved variable-center 
frequency sigma-delta modulators - design, analysis and critical evaluation,” I2MTC 2013, 
USA, May 2013 
[3] I. Kalafat Kızılkaya, M. Al-Janabi, and I. Kale, “Novel Time-Interleaved Variable Centre-
Frequency, Single-Bit A/D and D/A Sigma-Delta Modulator Topologies,” IMEKO 2013, 
Spain, July 2013 
[4] I. Kalafat Kızılkaya, M. Al-Janabi, and I. Kale, "Design and implementation of novel 
FPGA based time‐ interleaved variable centre‐frequency digital sigma-delta modulators", in 
ACTA IMEKO on, vol. 4, no.1, pp.68-75, Feb 2015 
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In addition to the already published papers, three more papers are being written. 
[5] I. Kalafat Kızılkaya, M. Al-Janabi, and I. Kale, “Hardware Reduction in The 
Implementation of Digital Variable-Banspass Time-Interleaved Sigma Delta Modulators”, is 
ready to be submitted. 
[6] A GUI paper is in progress. 
[7] A paper on the reconfigureable and tunable 2nd-order D/A TI Sigma-Delta modulator will 
be written afterwards. 
6.1 Concluding Remarks 
In Chapter 1, the benefits of VBP Σ−Δ modulators were discussed. In addition, the 
fundamental aims of the thesis were explained as well as the limitations of conventional LP 
and BP Σ−Δ modulators. It was stated that Σ−Δ modulators utilize high OSRs to obtain higher 
SNRs. However, the use of high OSRs restricted the conversion bandwidth of conventional LP 
and BP Σ−Δ modulators to narrow-band applications. Hence, it was shown that the TI 
topologies offered an elegant situation as they employ P mutually cross-connected Σ−Δ 
modulators operating together in order to obtain a sampling frequency of 𝑃𝑥𝑓8, where 𝑓8 is the 
individual path sampling frequency. Therefore, it was concluded that building generalized TI 
VBP Σ−Δ modulators not only provides flexibility but also offers a suitable solution to the 
narrow-band limitation of LP and BP Σ−Δ modulators.  
It was demonstrated that noise-shaping at frequencies close to Nyquist or DC resulted in 
unequal shoulder gain levels if resonator-based NTFs were used. This may cause instability 
and/or ear-detectable noise. The unequal shoulder gain levels of the mid-band BP Σ−Δ 
modulators were overcome by applying different filtering types to the loop-filter such as the 
Butterworth, Chebyshev, Inverse-Chebyshev and Elliptical filters. These filters also enable the 
designer to control the bandwidth, stop-band and pass-band attenuation parameters of the 
NTF. 
In Chapter 2, the basic principles of data converters were explained. The sampling and the 
quantization operations were explained and their mathematical analysis was given. These two 
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blocks were deemed important as they formed the basis for conventional PCM converters. The 
underpinning principles of the Σ−Δ modulation technique as well as the noise-shaping and 
oversampling were explained and were shown to achieve high resolution i.e., high SNRs and 
high DRs. The system-level diagrams of single-path A/D and D/A based Σ−Δ modulators were 
also presented and discussed in Chapter 2. 
After explaining the fundamentals of LP and BP Σ−Δ modulators, the motivations to design TI 
VBP Σ−Δ modulators were discussed. To do so, a detailed up-to-date literature review and 
discussion were given. The TI VBP Σ−Δ modulators were presented as suitable candidates for 
today’s emerging technologies as they offered high resolution and relatively simple hardware 
whilst providing flexibility and higher integration-levels. The novelties and the developed 
contributions of this thesis were listed and detailed in Chapter 2. Finally Chapter 2 covered the 
performance metrics of evaluating the SNR, DR, stability and tonality of Σ−Δ modulators.  
In Chapter 3, the detailed design, analysis, evaluation and comparison of A/D TI VBP Σ−Δ 
modulator topologies with possible applications in superheterodyne and homodyne receivers 
were presented. Generalised yet flexible TI VBP Σ−Δ modulator modulators were developed 
where the designer is able to specify the centre frequency bandwidth, stop-band and pass-band 
attenuations from a menu of filters. This in return provided: 
a. More stable Σ-∆ modulator topologies, 
b. Improved integration for IC circuits, 
c. Improved SNR and DR. 
The narrow band restriction was overcome by the time-interleaving technique thus enabling 
higher frequency conversion. 
Thereafter, a step-by-step design method was provided that enables the design of generalized 
TI VBP Σ−Δ modulators. The main points are summarised below: 
a. The user is able to select a generalized NTF that can accomplish Lth-order Butterworth, 
Chebyshev, Inverse-Chebyshev and Elliptical noise shaping, where the NTF is applied 
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to a block filter in Simulink before choosing a topology. Therefore the filter 
coefficients and orders are determined to ensure adequate SNR and as well as stability. 
b. A topology is selected to map the chosen NTF. 
c. The node equation technique is applied accordingly for a chosen path-number. 
In [20], the node-equation method to design TI LP Σ−Δ modulators developed. The node-
equation method is an easy to apply technique resulting in simpler hardware when compared 
to the polyphase decomposition method. Therefore the node equation method was chosen for 
this work and was applied to VBP Σ−Δ modulators. This extension of the node-equation 
method enabled the design of multi-path VBP Σ−Δ modulators. It should be noted that 
polyphase decomposition of VBP Σ−Δ modulators especially for orders four and above is 
cumbersome and quite hard to solve. Even if done properly, each design specification would 
result in different TI topologies as their NTFs are changed. However, the node-equation 
method is relatively easy to apply to build-up generalized TI VBP Σ−Δ modulators. By simply 
changing the feedback and feedforward coefficients of the designed TI VBP Σ−Δ modulators, 
the designers can accomplish noise-shaping at a desired centre-frequency with the chosen 
design specifications. 
In this thesis, the node-equation method was applied to two different topologies; the CI-FBFF 
and the CR-RFB. The main rationale for choosing these topologies was to compare the 
integrator-based and resonator-based structures. The CI-FBFF topology is formed of cascaded 
integrators with feedback and feedforward coefficients, whereas the CR-RFB topology is 
formed of cascaded resonators with local feedback coefficients. Both topologies were built for 
2nd-, 4th-, 6th- and 8th- orders as well as for different path numbers such as the SP, 2-path and 4-
path structures. Moreover Butterworth, Chebyshev, Inverse-Chebyshev and Elliptical filters 
were applied to these generalized topologies. In Chapter 3, all structures are given. The CI-
FBFF and the CR-RFB were compared in terms of their coefficients, SNRs, DRs and tonality.  
The cascaded nature of the CI-FBFF topology resulted in signal accumulation at the internal 
nodes. Hence, the feedback and feedforward coefficients inevitably increase to balance this 
accumulation. Extensive simulations revealed that the CI-FBFF topology is not realizable for 
centre-frequencies [0.25 0.5] especially for 6th-order and above. However, the local feedbacks 
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of the CR-RFB topology prevent signal accumulation at the internal nodes therefore the 
coefficients do not exponentially increase. 
Butterworth-based VBP Σ−Δ modulators were able to provide stable frequency responses for 
relatively wider bandwidths i.e., 0.1 of normalized bandwidth. On the other hand, Inverse-
Chebyshev-based VBP Σ−Δ modulators with orders higher than 4 could easily go unstable for 
normalized bandwidths larger than 0.08. Elliptical and Chebyshev-based VBP Σ−Δ 
modulators actually produced stable outputs with quite strong out-of-band tones for relatively 
larger bandwidths when compared to Inverse-Chebyshev filters. Despite their narrow band 
restriction, Inverse-Chebyshev filters presented the highest SNR values due to their spread 
zeros over the signal band. 
Moreover, the SP, 2-path and 4-path structures were compared in terms of their immunity to 
non-idealities. First of all, their non-idealities were defined and modelled at the behavioural 
level. Thereafter simulations were run to identify the tolerable percentage of non-idealities for 
each structure. The SP CI-FBFF and the CR-RFB topologies were investigated for non-ideal 
conditions by using non-ideal integrators and resonators. Higher-order SP CI-FBFF topologies 
were more sensitive to non-idealities as they could tolerate 0.1 % of non-idealties. On the 
other hand, the CR-RFB topologies were shown to be more immune to non-ideal resonators. 
The TI structures were investigated by using non-ideal adders as the node-equation method 
distributed the resonators and integrators over the interleaving paths. It was reported that due 
to their cross-connectivity, non-ideal adders resulted in an increased level of noise floor. 
Hence the TI structures’ immunity to non-idealities is not dependent on the SP topology they 
are derived from. The path-number and filter order are the defining parameters for the TI 
structures. 
Finally, the tonal behaviour of quantizers when excited by single-sinusoids was 
mathematically modelled to calculate the amplitudes and frequencies of the tones. This 
mathematical model was named as the sawtooth quantization noise model. The calculated 
results were compared with the simulation results. It was shown that, the derived model can 
calculate the amplitudes and the frequencies of these tones if the input signal’s frequency is 
not irrational. A summary of the sawtooth quantization noise model can be found in Page 88. 
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Moreover, the SP and multi-path structures’ tonal behaviour was investigated separately. The 
sawtooth quantization noise model was applied to SP VBP Σ−Δ modulators and further 
extended for the TI VBP Σ−Δ modulators.  
The quantization tones seen in the SP topologies were also observed in TI topologies. Yet the 
shifted copies of these tones were also observed. More importantly, they were folded back into 
the signal band thereby resulting in in-band tones. In [81], these tones were observed and 
referred to as limit-cycle tones caused by the path mismatches. However, it was proved that 
these tones could be observed even for the ideal-case simulations. These tones’ frequencies 
were also calculated by the sawtooth quantization noise model that was extended for the TI 
topologies. 
In Chapter 4, generalized D/A TI VBP Σ−Δ modulators were designed, built and simulated. 
The provided design technique in Chapter 3 was applied to 2nd-, 4th- and 6th-order EF and OF 
topologies. Their 2-path and 4-path counterparts were also built. Once again these D/A TI 
VBP Σ−Δ modulators could perform Butterworth, Chebyshev, Inverse-Chebyshev and 
Elliptical noise-shaping.  
Firstly, the EF and the OF topologies were compared. With the proper design of the loop-
filter, the multipliers of the OF topology can be reduced by 𝑃×𝐿 2 where P is the path 
number and L is the order of the loop-filter. The mathematical analysis of this reduction was 
also given in Chapter 4. It was demonstrated that half of the feedback coefficients of the EF 
topology were eliminated. In addition, some particular frequencies are listed in Table 17 
where a further reduction in the number of multipliers for the EF topology is possible. 
Secondly, the developed sawtooth quantization noise model was applied to D/A SP and TI 
VBP Σ−Δ modulators. The results differed from the A/D VBP Σ−Δ modulators as the finite 
coefficients of the D/A VBP Σ−Δ modulators caused noise-floor elevation. It was also 
depicted that the discrete tones caused by the input signal’s finite wordlength were masked by 
the NTF. In conclusion, the quantization tones’ frequencies can be calculated as in A/D VBP 
Σ−Δ modulators since the 1-bit quantizer is the only source of these tones. However, it must 
be realised that the increased noise floor may diminish some of these expected tones. 
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Thereafter the designed 4th-order topologies were implemented in VHDL and synthesized on 
the Xilinx® SpartanTM-3 Development Kit for a chosen set of design spesifications. These 
spesifications and the resulting filter coefficients were listed in Table 18, Table 19 and Table 
20. The universal clock of the Xilinx® SpartanTM-3 Development Kit was 66 MHz. Hence, 
the resulting clock frequencies were 33MHz and 16.5MHz for the 2-path and 4-path 
modulators’ individual paths respectively. 
Fixed-point arithmetic was applied to the implemented circuits. The fractional resolution of 
the coefficients was chosen to be 15-bits.  Moreover, it was shown that the OF topology’s 
feedforward coefficients’ resolution could be reduced to 8-bits, where the SNR and DR varied 
by 2-4 dBs whilst maintaining modulator stability.  
The implemented circuit performance and simulation results were listed in Table 21 and Table 
22. The Inverse-Chebyshev filter could not perform high SNR values for the EF circuits whilst 
providing the expected SNRs for the OF circuits. It was attributed to the aggressive nature of 
the designed Inverse-Chebyshev filter. The feedback and feedforward coefficients of the EF 
topology had a combined effect on the resonant frequency resolution. Hence, the narrow-band 
design of the Inverse-Chebyshev filter is more likely to deteriorate in noise-shaping 
performance when non-idealties apply. 
Finally, a tunable and reconfigurable 2nd-oder 2P VBP Σ−Δ modulator was designed and 
implemented. The topology offered a highly flexible set of choices for designers. It could 
either operate either in SP mode or 2-path mode enabling multi-band implementations on a 
single D/A VBP Σ−Δ modulator. Moreover, the NTF can be tuned to 45 different centre 
frequencies in intervals of 0.01 within the normalised frequency range [0.03 0.47]. Therefore, 
the designed circuits can be utilized for multi-band and multi-frequency systems. 
In Chapter 5, a novel GUI was built where the designed A/D and D/A SP and TI VBP the Σ-∆ 
modulators’ Simulink models could work with with the Matlab simulation routines developed 
by the author. The user can select conversion type, topology, loop-filter type, order, path 
number and OSR to plot the output frequency and SNR responses. A user guide was given in 
Chapter 5 for the designed GUI in which the installation and user options were explained. 
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Moreover, the sub-functions and overall Matlab code was clarified for those who are 
interested in adding more functions to this tool. 
6.2 Recommendations for Future Work 
A wide range of VBP Σ−Δ modulators were designed and evaluated in this study. The 
comparisons were made to cover the fundamental design aspects of the Σ−Δ modulators such 
as the building block type, applied filter type, loop-filter order and topology type. Based on the 
experience of this research, the following suggestions are presented for future work. 
• Implement the A/D TI VBP Σ−Δ modulators in SC circuits to realize fully tunable and 
reconfigurable circuits. 
• Apply the provided design methodology of the TI VBP Σ−Δ modulators to MASH 
topologies to build up higher-order Σ−Δ modulators. Hence, the accumulation resulting 
from the cascaded nature of the CI-FBFF topology can be avoided. 
• Implement higher-orders tunable and reconfigurable D/A VBP Σ−Δ modulators. 
• Design and implement higher path numbers for the configurable D/A VBP Σ−Δ 
modulators. This is to switch from single- to P-path for the same topology. 
• Mathematically analyse the tunable and reconfigurable D/A VBP Σ−Δ modulators. 
Hence switching without reset may be possible. 
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Appendix A 
The designed A/D CI-FBFF VBP Σ-∆ modulators are depicted in this Appendix. Their 
symbolic NTFs are also provided. 
Symbolic NTF for 2nd-order CI-FBFF Topology: 
NTFCI−FBFF, 2nd z( ) =
1+ K1 − 2( ) z−1 + z−2




Figure 138: 2nd-order, SP CI-FBFF Topology 
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Symbolic NTF for 4th-order CI-FBFF Topology: 
NTFCI−FBFF, 4th z( ) =
1+ K1 − 4( ) z−1 + K2 − 2K1 + 6( ) z−2 + K3 +K1 −K2 − 4( ) z−3 + z−4
1+ L1z−1 + L2 − 2L1( ) z−2 + L3 + L1 − L2( ) z−3 + L4z−4     
(91) 
 
Figure 141: 2nd-order, SP CI-FBFF Topology 
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Symbolic NTF for 6th-order CI-FBFF Topology: 
NTFCI−FBFF, 6th z( ) =
1+ n2z−1 + n3z−2 + n4z−3 + n5z−4 + z−5
1+ d2z−1 + d3z−2 + d4z−3 + d5z−4 + d6z−5      
(92) 
n2 = K1 − 6
         
(93) 
n3 = K2 − 4K1 +15
        
(94) 
n4 = K3 + 6K1 −3K2 − 20
       
(95) 
n5 = K4 − 4K1 +3K2 − 2K3 +15
      
(96) 
n6 = K5 +K1 −K2 +K3 −K4 − 6
          
(97) 
d2 = L1
                    
(98) 
d3 = L2 − 4L1
             
(99) 
d4 = L3 + 6L1 −3L2
        
(100) 
d5 = L4 − 4L1 +3L2 − 2L3
       
(101) 
d6 = L5 + L1 − L2 + L3 − L4
         
(102) 
d7 = L7
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Symbolic NTF for 8th-order CI-FBFF Topology: 
NTFCI−FBFF,8th z( ) =
1+ n2z−1 + n3z−2 + n4z−3 + n5z−4 + n6z−5 + n7z−6 + n8z−7 + z−8
1+ d2z−1 + d3z−2 + d4z−3 + d5z−4 + d6z−5 + d7z−6 + d8z−7 + d9z−8    
(104) 
n2 = K1 −8
         
(105) 
n3 = K2 − 6K1 + 28               
   
(106) 
n4 = K3 +15K1 − 5K2 − 56
        
(107) 
n5 = K4 − 20K1 +10K2 − 4K3 + 70
      
(108) 
n6 = K5 +15K1 −10K2 + 6K3 −3K4
      
(109) 
n7 = K6 − 6K1 + 5K2 − 4K3 +3K4 − 2K5 + 28
    
(110) 
n7 = K7 +K1 −K2 +K3 −K4 +K5 −K6 −8
    
(111) 
d2 = L1
         
(112) 
d3 = L2 − 6L1
         
(113) 
d4 = L3 +15L1 − 5L2
        
(114) 
d5 = L4 − 20L1 +10L2 − 4L3
       
(115) 
d6 = L5 +15L1 −10L2 + 6L3 −3L4
      
(116) 
d7 = L6 − 6L1 + 5L2 − 4L3 +3L4 − 2L5
    
(117) 
d8 = L7 + L1 − L2 + L3 − L4 + L5 − L6             
   
(118) 
d8 = L8
         
(119) 
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Appendix B 
The designed A/D CI-RFB VBP Σ-∆ modulators are depicted in this Appendix. Their 
symbolic NTFs are also provided. 
Symbolic NTF for 2nd-order CR-RFB Topology: 
NTFCR−RFB, 2nd z( ) =
1+K1z−1 + z−2




 Figure 150: 2nd-order, SP CR-RFB Topology  
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Symbolic NTF for 4th-order CR-RFB Topology: For the 4th-, 6th- and 8th-orders of the CR-
RFB topologies, the MATLAB codes are provided those are used to calculate the NTFs’ 
coefficients.  
NTFCR−RFB, 4th z( ) =
1+K1z−1 + z−2( ) 1+K2z−1 + z−2( )

















A=[0 1 0 0; 1 K2 0 1; K2 1 1 0; 1 0 0 0]; 
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Symbolic NTF for 6th-order CR-RFB Topology:  
NTFCR−RFB, 6th z( ) =
1+K1z−1 + z−2( ) 1+K2z−1 + z−2( ) 1+K3z−1 + z−2( )


















A=[0 1 0 0 0 0; 1 K2+K3 0 1 0 0; 
K2+K3 K2*K3+2 1 K3 0 1; 
2+K2*K3 K2+K3 L3 1 1 0 ; 
K2+K3 1 1 0 0 0; 
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Figure 156: 6th-order, SP CR-RFB Topology 
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Symbolic NTF for 8th-order CR-RFB Topology:  
NTFCR−RFB,8th z( ) =
1+K1z−1 + z−2( ) 1+K2z−1 + z−2( ) 1+K3z−1 + z−2( ) 1+K3z−1 + z−2( )

























A=[0 1 0 0 0 0 0 0;  
1 (K2+K3+K4) 0 1 0 0 0 0; 
(K2+K3+K4)  (K2*K3+K2*K4+K3*K4+3) 1 (K3+K4) 0 1 0 0; (K2*K3+K2*K4+K3*K4+3) 
(2*K2+2*K3+K2*K3*K4+2*K4) (K3+K4) (K3*K4+2) 1 K4 0 1; 
(2*K2+2*K3+2*K4+K2*K3*K4) (K2*K3+K2*K4+K3*K4+3) (K3*K4+2) (K3+K4) K4 1 1 0; 
(K2*K3+K2*L4+K3*K4+3) (K2+K3+K4) (K3+K4) 1 1 0 0 0; (K2+K3+K4) 1 1 0 0 0 0 
0; 
1 0 0 0 0 0 0 0]; 






(den(6)-3*K1 - 3*K2 - 3*K3 - 3*K4 - K1*K2*K3 - K1*K2*K4 - K1*K3*K4 - 
K2*K3*K4); 
(den(5)-2*K1*K2-2*K1*K3-2*K1*K4-2*K2*K3-2*K2*K4-2*K3*K4-6-K1*K2*K3*K4); 
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Figure 160: 8th-order, 2-path CR-RFB Topology 
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Appendix C 
The designed D/A VBP Σ-∆ modulators of the EF topology are depicted in this Appendix. 
Their symbolic NTFs are also provided. 
Symbolic NTF for 2nd-order EF Topology: 
NTFEF, 2nd z( ) =
1+ L1 −K1( ) z−1 + L2 −K2( ) z−2
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Symbolic NTF for 4th-order EF Topology: 
NTFEF, 4th z( ) =
1+ L1 −K1( ) z−1 + L2 −K2( ) z−2 + L3 −K3( ) z−3 + L4 −K4( ) z−4
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Symbolic NTF for 6th-order EF Topology: 
NTFEF, 6th z( ) =
1+ L1 −K1( ) z−1 + L2 −K2( ) z−2 + L3 −K3( ) z−3 + L4 −K4( ) z−4 + L5 −K5( ) z−5 + L6 −K6( ) z−6
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Appendix D 
The designed D/A VBP Σ-∆ modulators of the OF topology are depicted in this Appendix. 
Their symbolic NTFs are also provided. 
Symbolic NTF for 2nd-order OF Topology: 
NTFOF, 2nd z( ) =
1+ L1z−1 + z−2
1+ L1 +K1( ) z−1 + 1+K2( ) z−2    
(127) 
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Symbolic NTF for 4th-order OF Topology: 
NTFOF, 4th z( ) =
1+ L1z−1 + L2z−2 + L1z−3 + z−4
1+ L1 +K1( ) z−1 + L2 +K2( ) z−2 + L1 +K3( ) z−3 + 1+K4( ) z−4  
(128) 
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Symbolic NTF for 6th-order OF Topology: 
NTFOF, 6th z( ) =
num6th
den6th     
(129)
 
num6th =1+ L1z−1 + L2z−2 + L3z−3 + L2z−4 + L1z−5 + z−6    
den6th =1+ L1 +K1( ) z−1 + L2 +K2( ) z−2 + L3 +K3( ) z−3 + L2 +K4( ) z−4 + L1 +K5( ) z−5 + 1+K6( ) z−6  
(130) 
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